



# IRLR3410TRPBF

## Yixin

- Logic Level Gate Drive
- Ultra Low On-Resistance
- Surface Mount (IRLR3410)
- Straight Lead (IRLU3410)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.



The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

### Absolute Maximum Ratings

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	17	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	12	
I <sub>DM</sub>	Pulsed Drain Current ①②	60	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	79	W
	Linear Derating Factor	0.53	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V
E <sub>AS</sub>	Single Pulse Avalanche Energy ②③	150	mJ
I <sub>AR</sub>	Avalanche Current ①③	9.0	A
E <sub>AR</sub>	Repetitive Avalanche Energy ①③	7.9	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	

### Thermal Resistance


	Parameter	Typ.	Max.	Units
R <sub>0JC</sub>	Junction-to-Case	—	1.9	°C/W
R <sub>0JA</sub>	Junction-to-Ambient (PCB mount) **	—	50	
R <sub>0JA</sub>	Junction-to-Ambient	—	110	



## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.122	—	$\text{V}^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.105	W	$V_{\text{GS}} = 10\text{V}$ , $I_D = 10\text{A}$ ④
		—	—	0.125		$V_{\text{GS}} = 5.0\text{V}$ , $I_D = 10\text{A}$ ④
		—	—	0.155		$V_{\text{GS}} = 4.0\text{V}$ , $I_D = 9.0\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_f$	Forward Transconductance	7.7	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 9.0\text{A}$ ⑤
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 100\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 80\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$
$Q_g$	Total Gate Charge	—	—	34	nC	$I_D = 9.0\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	4.8		$V_{\text{DS}} = 80\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	20		$V_{\text{GS}} = 5.0\text{V}$ , See Fig. 6 and 13 ④⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	7.2	—	ns	$V_{\text{DD}} = 50\text{V}$
$t_r$	Rise Time	—	53	—		$I_D = 9.0\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	30	—		$R_G = 6.0\Omega$ , $V_{\text{GS}} = 5.0\text{V}$
$t_f$	Fall Time	—	26	—		$R_D = 5.5\Omega$ , See Fig. 10 ④⑤
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑥
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	800	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	160	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	90	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑤

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	17	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①⑤	—	—	60		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_s = 9.0\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	140	210	ns	$T_J = 25^\circ\text{C}$ , $I_F = 9.0\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	740	1100	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑤
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{\text{DD}} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 3.1\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 9.0\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 9.0\text{A}$ ,  $dI/dt \leq 540\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$
- \*\* When mounted on 1" square PCB (FR-4 or G-10 Material) .
- For recommended footprint and soldering techniques refer to application note #AN-994
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$
- ⑤ Uses IRL530N data and test conditions
- ⑥ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS

## D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)




## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"




OR



## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
- 5 LEAD DIMENSION UNCONTROLLED TO .3
- 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
- 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- 8 CONTROLLING DIMENSION : INCHES.

### LEAD ASSIGNMENTS


SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	2.18	2.39	0.086 .094
A1	0.89	1.14	0.035 .045
b	0.64	0.89	0.025 .035
b1	0.64	0.79	0.025 .031
b2	0.76	1.14	0.030 .045
b3	0.76	1.04	0.030 .041
b4	5.00	5.46	0.195 .215
c	0.46	0.61	0.018 .024
c1	0.41	0.56	0.016 .022
c2	.046	0.86	0.018 .035
D	5.97	6.22	0.235 .245
D1	5.21	-	0.205 -
E	6.36	6.73	0.250 .265
E1	4.32	-	0.170 -
e	2.29	-	0.090 BSC
L	8.89	9.60	0.350 .380
L1	1.91	2.29	0.075 .090
L2	0.89	1.27	0.035 .050
L3	1.14	1.52	0.045 .060
g1	0"	15'	0" 15'

HEXFET
1.- GATE
2.- DRAIN
3.- SOURCE
4.- DRAIN


## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW19, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line  
position indicates "Lead-Free"




OR




## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.