



FQD19N10L



N-Channel QFET® MOSFET 100 V, 15.6 A, 100 mΩ

Description

This N-Channel enhancement mode power MOSFET is produced using Fairchild Semiconductor®'s proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, audio amplifier, DC motor control, and variable switching power applications.

Features

- 15.6 A, 100 V, $R_{DS(on)} = 100 \text{ m}\Omega$ (Max.) @ $V_{GS} = 10 \text{ V}$
- Low Gate Charge (Typ. 14 nC)
- Low C_{rss} (Typ. 35 pF)
- 100% Avalanche Tested



Absolute Maximum Ratings

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter		FQD19N10L	Unit
V_{DSS}	Drain-Source Voltage		100	V
I_D	Drain Current	- Continuous ($T_C = 25^\circ\text{C}$)	15.6	A
		- Continuous ($T_C = 100^\circ\text{C}$)	9.8	A
I_{DM}	Drain Current	- Pulsed	(Note 1)	A
V_{GSS}	Gate-Source Voltage		± 20	V
E_{AS}	Single Pulsed Avalanche Energy		220	mJ
I_{AR}	Avalanche Current		(Note 1)	A
E_{AR}	Repetitive Avalanche Energy		(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *		2.5	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)		50	W
	- Derate above 25°C		0.4	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	FQD19N10L	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	2.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	50	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Max.	110	

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	100	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	--	0.09	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 100 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	--	--	1	μA
		$V_{\text{DS}} = 80 \text{ V}$, $T_C = 125^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA
On Characteristics						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250 \mu\text{A}$	1.0	--	2.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$, $I_D = 7.8 \text{ A}$	--	0.074	0.10	Ω
		$V_{\text{GS}} = 5 \text{ V}$, $I_D = 7.8 \text{ A}$	--	0.082	0.11	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 30 \text{ V}$, $I_D = 7.8 \text{ A}$	--	14	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$	--	670	870	pF
C_{oss}	Output Capacitance		--	160	210	pF
C_{rss}	Reverse Transfer Capacitance		--	35	45	pF
Switching Characteristics						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 50 \text{ V}$, $I_D = 19 \text{ A}$, $R_G = 25 \Omega$	--	14	38	ns
t_r	Turn-On Rise Time		--	410	830	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	20	50	ns
t_f	Turn-Off Fall Time		--	140	290	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 80 \text{ V}$, $I_D = 19 \text{ A}$, $V_{\text{GS}} = 5 \text{ V}$	--	14	18	nC
Q_{gs}	Gate-Source Charge		--	2.9	--	nC
Q_{gd}	Gate-Drain Charge		--	9.2	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	15.6	--	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	62.4	--	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_S = 15.6 \text{ A}$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$, $I_S = 19 \text{ A}$, $dI_F / dt = 100 \text{ A}/\mu\text{s}$	--	80	--	ns
Q_{rr}	Reverse Recovery Charge		--	0.195	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 1.35\text{mH}$, $I_{AS} = 15.6\text{A}$, $V_{DD} = 25\text{V}$, $R_G = 25 \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 19\text{A}$, $dI/dt \leq 300\text{A}/\mu\text{s}$, $V_{DD} \leq \text{BV}_{\text{DSS}}$, Starting $T_J = 25^\circ\text{C}$
4. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms






Peak Diode Recovery dv/dt Test Circuit & Waveforms




Mechanical Dimensions

D-PAK



LAND PATTERN RECOMMENDATION



- NOTES: UNLESS OTHERWISE SPECIFIED
- THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
 - ALL DIMENSIONS ARE IN MILLIMETERS.
 - DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
 - HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
 - PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.
 - DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
 - LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO220P1003X238-3N.
 - DRAWING NUMBER AND REVISION: MKT-T0252A03REV8

Dimensions in Millimeters