


# STW15NK90Z

# N-CHANNEL 900V - 0.40Ω - 15A TO-247 Zener-Protected SuperMESH™ MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	Pw
STW15NK90Z	900 V	< 0.55 Ω	15 A	350 W

- TYPICAL  $R_{DS}(on) = 0.40 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




#### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

# **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES



#### **ORDERING INFORMATION**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STW15NK90Z	W15NK90Z	TO-247	TUBE

#### STW15NK90Z

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	900	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	900	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	15	А
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	9.5	А
I <sub>DM</sub> (•)	Drain Current (pulsed)	60	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	350	W
	Derating Factor	2.77	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to 150	°C

#### **THERMAL DATA**

Rthj-case	Thermal Resistance Junction-case Max	0.36	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	15	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	360	mJ

#### **GATE-SOURCE ZENER DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>(•)</sup> Pulse width limited by safe operating area (1)  $I_{SD} \le 15A$ , di/dt  $\le 200 \text{ A/µs}$ ,  $V_{DD} \le 900V$ ,  $T_j \le T_{JMAX}$ . (\*) Limited only by maximum temperature allowed

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	900			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, $T_{C}$ = 125 °C			1 50	μA μA
IGSS	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±10	μΑ
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 150 \mu\text{A}$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{GS} = 10V, I_D = 7.5 A$		0.40	0.55	Ω

# **DYNAMIC**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V <sub>,</sub> I <sub>D</sub> = 7.5 A		15		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		6100 465 96		pF pF pF
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0V$ , $V_{DS} = 0V$ to 720V		230		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$V_{DD} = 450 \text{ V, } I_D = 7.5 \text{ A}$ $R_G = 4.7\Omega \text{ V}_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		42 27 135 35		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 720 \text{ V}, I_D = 15 \text{ A},$ $V_{GS} = 10 \text{ V}$		190 56 70	256	nC nC nC

# SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				15 60	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 15 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 15 A, di/dt = 100 A/µs $V_{DD}$ = 100 V, $T_j$ = 25°C (see test circuit, Figure 5)		748 10.5 28		ns µC A
t <sub>rr</sub> Q <sub>rr</sub> IRRM	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 15 A, di/dt = 100 A/µs $V_{DD}$ = 100 V, $T_j$ = 150°C (see test circuit, Figure 5)		900 13 28.5		ns µC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.


# Safe Operating Area




#### **Output Characteristics**




# Transconductance



# **Thermal Impedance**



#### **Transfer Characteristics**



#### **Static Drain-source On Resistance**

