

MOSFETs Silicon N-channel MOS (U-MOSVIII-H)



TK72A08N1


1. Applications

- Switching Voltage Regulators

2. Features

- (1) Low drain-source on-resistance: $R_{DS(ON)} = 3.7 \text{ m}\Omega$ (typ.) ($V_{GS} = 10 \text{ V}$)
- (2) Low leakage current: $I_{DSS} = 10 \mu\text{A}$ (max) ($V_{DS} = 80 \text{ V}$)
- (3) Enhancement mode: $V_{th} = 2.0$ to 4.0 V ($V_{DS} = 10 \text{ V}$, $I_D = 1.0 \text{ mA}$)

3. Packaging and Internal Circuit



4. Absolute Maximum Ratings (Note) ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Characteristics	Symbol	Rating	Unit
Drain-source voltage	V_{DSS}	80	V
Gate-source voltage	V_{GSS}	± 20	
Drain current (DC) (Silicon limit) (Note 1), (Note 2)	I_D	157	A
Drain current (DC) ($T_c = 25^\circ\text{C}$) (Note 1)	I_D	72	
Drain current (pulsed) ($t = 1 \text{ ms}$) (Note 1)	I_{DP}	339	
Power dissipation ($T_c = 25^\circ\text{C}$)	P_D	45	W
Single-pulse avalanche energy (Note 3)	E_{AS}	161	mJ
Avalanche current	I_{AR}	72	A
Channel temperature	T_{ch}	150	$^\circ\text{C}$
Storage temperature	T_{stg}	-55 to 150	

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc.).

5. Thermal Characteristics

Characteristics	Symbol	Max	Unit
Channel-to-case thermal resistance	$R_{th(ch-c)}$	2.77	$^\circ\text{C}/\text{W}$
Channel-to-ambient thermal resistance	$R_{th(ch-a)}$	62.5	

Note 1: Ensure that the channel temperature does not exceed 150°C.

Note 2: Limited by silicon chip capability. Package limit is 100 A.

Note 3: $V_{DD} = 64 \text{ V}$, $T_{ch} = 25^\circ\text{C}$ (initial), $L = 24.0 \mu\text{H}$, $R_G = 1.2 \Omega$, $I_{AR} = 72 \text{ A}$

Note: This transistor is sensitive to electrostatic discharge and should be handled with care.

6. Electrical Characteristics


6.1. Static Characteristics ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Characteristics	Symbol	Test Condition	Min	Typ.	Max	Unit
Gate leakage current	I_{GSS}	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0\text{ V}$	—	—	± 0.1	μA
Drain cut-off current	I_{DSS}	$V_{DS} = 80\text{ V}, V_{GS} = 0\text{ V}$	—	—	10	
Drain-source breakdown voltage	$V_{(BR)DSS}$	$I_D = 10\text{ mA}, V_{GS} = 0\text{ V}$	80	—	—	
Drain-source breakdown voltage (Note 4)	$V_{(BR)DSX}$	$I_D = 10\text{ mA}, V_{GS} = -20\text{ V}$	60	—	—	
Gate threshold voltage	V_{th}	$V_{DS} = 10\text{ V}, I_D = 1.0\text{ mA}$	2.0	—	4.0	
Drain-source on-resistance	$R_{DS(ON)}$	$V_{GS} = 10\text{ V}, I_D = 36\text{ A}$	—	3.7	4.5	$\text{m}\Omega$

Note 4: If a reverse bias is applied between gate and source, this device enters $V_{(BR)DSX}$ mode. Note that the drain-source breakdown voltage is lowered in this mode.

6.2. Dynamic Characteristics ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Characteristics	Symbol	Test Condition	Min	Typ.	Max	Unit
Input capacitance	C_{iss}	$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$	—	5500	—	pF
Reverse transfer capacitance	C_{rss}		—	38	—	
Output capacitance	C_{oss}		—	1300	—	
Gate resistance	r_g	—	—	3.2	—	Ω
Switching time (rise time)	t_r	See Figure 6.2.1	—	19	—	ns
Switching time (turn-on time)	t_{on}		—	42	—	
Switching time (fall time)	t_f		—	28	—	
Switching time (turn-off time)	t_{off}		—	93	—	









Duty $\leq 1\%$, $t_w = 10\text{ }\mu\text{s}$

Fig. 6.2.1 Switching Time Test Circuit

6.3. Gate Charge Characteristics ($T_a = 25^\circ\text{C}$ unless otherwise specified)

Characteristics	Symbol	Test Condition	Min	Typ.	Max	Unit
Total gate charge (gate-source plus gate-drain)	Q_g	$V_{DD} \approx 64\text{ V}, V_{GS} = 10\text{ V}, I_D = 72\text{ A}$	—	81	—	nC
Gate-source charge 1	Q_{gs1}		—	29	—	
Gate-drain charge	Q_{gd}		—	21	—	
Gate switch charge	Q_{sw}		—	33	—	

8. Characteristics Curves (Note)

Fig. 8.1 I_D - V_{DS} Fig. 8.2 I_D - V_{DS} Fig. 8.3 I_D - V_{GS} Fig. 8.4 V_{DS} - V_{GS} Fig. 8.5 $R_{DS(\text{ON})}$ - I_D Fig. 8.6 $R_{DS(\text{ON})}$ - T_a