

STB12NM60N/-1 - STF12NM60N STP12NM60N - STW12NM60N

N-channel 600V - 0.35Ω - 10A - D²/I²PAK - TO-220/FP - TO-247
Second generation MDmesh™ Power MOSFET

Features

Type	V _{DSS} (@T _{jmax})	R _{DS(on)}	I _D
STB12NM60N	650V	< 0.41Ω	10A
STB12NM60N-1	650V	< 0.41Ω	10A
STF12NM60N	650V	< 0.41Ω	10A ⁽¹⁾
STP12NM60N	650V	< 0.41Ω	10A
STW12NM60N	650V	< 0.41Ω	10A

1. Limited only by maximum temperature allowed

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Description


This series of devices implements second generation MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the Company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Application


- Switching application

Order codes

Part number	Marking	Package	Packaging
STB12NM60N	B12NM60N	D ² PAK	Tape & reel
STB12NM60N-1	B12NM60N	I ² PAK	Tube
STF12NM60N	F12NM60N	TO-220FP	Tube
STP12NM60N	P12NM60N	TO-220	Tube
STW12NM60N	W12NM60N	TO-247	Tube



Internal schematic diagram



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		D ² PAK/I ² PAK TO-220/TO-247	TO-220FP	
V _{DS}	Drain-source voltage ($V_{GS}=0$)	600		V
V _{GS}	Gate-source voltage	± 25		V
I _D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	10	10 ⁽¹⁾	A
I _D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	6.3	6.3 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	40	40 ⁽¹⁾	A
P _{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	90	25	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{s}; T_C=25^\circ\text{C}$)	--	2500	V
T _j T _{stg}	Operating junction temperature Storage temperature	-55 to 150		°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. I_{SD} ≤ 10A, di/dt ≤ 400A/μs, V_{DD} = 80% V_{(BR)DSS}

Table 2. Thermal data

Symbol	Parameter	D ² PAK/I ² PAK TO-220/TO-247	TO-220FP	Unit
R _{thj-case}	Thermal resistance junction-case max	1.38	5	°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5		°C/W
T _I	Maximum lead temperature for soldering purpose	300		°C

Table 3. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _j max)	3.5	A
E _{AS}	Single pulse avalanche energy (starting T _j =25°C, I _D =I _{AS} , V _{DD} = 50V)	200	mJ

2 Electrical characteristics

($T_{CASE}=25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{mA}, V_{GS} = 0$	600			V
$dv/dt^{(1)}$	Drain-source voltage slope	$V_{DD} = 400\text{V}, I_D = 10\text{A}, V_{GS} = 10\text{V}$		41		V/ns
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}, V_{DS} = \text{Max rating, @ } 125^\circ\text{C}$			1 10	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{V}, I_D = 5\text{A}$		0.35	0.41	Ω

1. Characteristics value at turn off on inductive load

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15\text{V}, I_D = 5\text{A}$		8		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50\text{V}, f = 1\text{MHz}, V_{GS} = 0$		960 65 7		pF pF pF
$C_{oss \text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0\text{V to } 480\text{V}$		180		pF
R_g	Gate input resistance	f=1MHz Gate DC Bias=0 Test signal level=20mV open drain		5		Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480\text{V}, I_D = 10\text{A}$ $V_{GS} = 10\text{V}$		30.5 5 16		nC nC nC

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300V, I_D = 5A,$		15		ns
t_r	Rise time	$R_G = 4.7\Omega, V_{GS} = 10V$		9		ns
$t_{d(off)}$	Turn-off delay time			60		ns
t_f	Fall time			10		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
I_{SD}	Source-drain current			10		A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)			40		A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 10A, V_{GS}=0$			1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 10A, di/dt = 100A/\mu s,$		360		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100V, T_j = 25^\circ C$		3.5		μC
I_{RRM}	Reverse recovery current			20		A
t_{rr}	Reverse recovery time	$V_{DD} = 100V$		530		ns
Q_{rr}	Reverse recovery charge	$di/dt = 100A/\mu s, I_{SD} = 10A$		5.20		μC
I_{RRM}	Reverse recovery current	$T_j = 150^\circ C$		20		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area for TO-220 / D²PAK / I²PAK




Figure 3. Safe operating area for TO-220FP




Figure 5. Safe operating area for TO-247




Figure 2. Thermal impedance for TO-220 / D²PAK / I²PAK




Figure 4. Thermal impedance for TO-220FP




Figure 6. Thermal impedance for TO-247

