

STB21N65M5, STF21N65M5 STI21N65M5, STP21N65M5, STW21N65M5

N-channel 650 V, 0.150 Ω 17 A MDmesh™ V Power MOSFET
D²PAK, TO-220FP, TO-220, I²PAK, TO-247

Features

Order codes	V_{DSS} @ T_{Jmax}	$R_{DS(on)}$ max	I_D	P_W
STB21N65M5	710 V	< 0.179 Ω	17 A	125 W
STF21N65M5			17 A ⁽¹⁾	30 W
STI21N65M5			17 A	
STP21N65M5			17 A	125 W
STW21N65M5				

1. Limited only by maximum temperature allowed

- Worldwide best $R_{DS(on)}$ * area
- Higher V_{DSS} rating
- High dv/dt capability
- Excellent switching performance
- 100% avalanche tested

Application

Switching applications

Description

These devices are N-channel MDmesh™ V Power MOSFETs based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESHTM horizontal layout structure. The resulting product has extremely low on-resistance, which is unmatched among silicon-based Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STB21N65M5		D ² PAK	Tape and reel
STF21N65M5		TO-220FP	Tube
STI21N65M5	21N65M5	I ² PAK	Tube
STP21N65M5		TO-220	Tube
STW21N65M5		TO-247	Tube





Figure 1. Internal schematic diagram



1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, I ² PAK, D ² PAK, TO-247	TO-220FP	
V _{GS}	Gate-source voltage	± 25		V
I _D	Drain current (continuous) at T _C = 25 °C	17	17 ⁽¹⁾	A
I _D	Drain current (continuous) at T _C = 100 °C	10.7	10.7 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	68	68 ⁽¹⁾	A
P _{TOT}	Total dissipation at T _C = 25 °C	125	30	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _j max)	5		A
E _{AS}	Single pulse avalanche energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	400		mJ
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)	2500		V
T _{stg}	Storage temperature	- 55 to 150		°C
T _j	Max. operating junction temperature	150		°C

1. Limited only by maximum temperature allowed.
2. Pulse width limited by safe operating area.
3. I_{SD} ≤ 17 A, di/dt ≤ 400 A/μs; V_{Peak} < V_{(BR)DSS}, V_{DD} = 400 V.

Table 3. Thermal data

Symbol	Parameter	Value					Unit
		D ² PAK	I ² PAK	TO-220	TO-247	TO-220FP	
R _{thj-case}	Thermal resistance junction-case max	1			4.17	4.17	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max		62.5	50	62.5	62.5	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max	30					
T _I	Maximum lead temperature for soldering purpose		300			300	

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$ $V_{DS} = \text{Max rating}, T_C = 125^\circ\text{C}$			1 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 25 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}$		0.150	0.179	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance					pF
C_{oss}	Output capacitance					pF
C_{rss}	Reverse transfer capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0$	-	1950 46 3	-	pF
$C_{o(\text{tr})}^{(1)}$	Equivalent capacitance time related		-	133	-	pF
$C_{o(\text{er})}^{(2)}$	Equivalent capacitance energy related	$V_{DS} = 0 \text{ to } 520 \text{ V}, V_{GS} = 0$	-	44	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz open drain}$	-	2.5	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 8.5 \text{ A},$ $V_{GS} = 10 \text{ V}$		50		nC
Q_{gs}	Gate-source charge		-	13	-	nC
Q_{gd}	Gate-drain charge			23		nC

1. $C_{oss\text{ eq}}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .
2. $C_{oss\text{ eq}}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_d(v)$	Voltage delay time	$V_{DD} = 400 \text{ V}$, $I_D = 11 \text{ A}$,		37		ns
$t_r(v)$	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$	-	10	-	ns
$t_f(i)$	Current fall time			12	-	ns
$t_c(\text{off})$	Crossing time			24	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		17	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				68	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 17 \text{ A}$, $V_{GS} = 0$	-		1.5	V
t_{rr}	Reverse recovery time	$I_{SD} = 17 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		294		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$	-	4		μC
I_{RRM}	Reverse recovery current			28		A
t_{rr}	Reverse recovery time	$I_{SD} = 17 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		340		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$	-	5		μC
I_{RRM}	Reverse recovery current			29		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220, D²PAK, I²PAK




Figure 3. Thermal impedance for TO-220, D²PAK, I²PAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

