


STP8NK80Z - STP8NK80ZFP STW8NK80Z

N-channel 800V - 1.3Ω - 6.2A - TO-220 /TO-220FP/TO-247
Zener-protected SuperMESH™ Power MOSFET

Features

Type	V _{DSS}	R _{DS(on)}	I _D
STP8NK80Z	800 V	< 1.5 Ω	6.2 A
STP8NK80ZFP	800 V	< 1.5 Ω	6.2 A
STW8NK80Z	800 V	< 1.5 Ω	6.2 A

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability



Description

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

Application

- Switching applications

Table 1. Device summary

Order codes	Marking	Package	Packaging
STP8NK80Z	P8NK80Z	TO-220	Tube
STP8NK80ZFP	P8NK80ZFP	TO-220FP	Tube
STW8NK80Z	W8NK80Z	TO-247	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220 - TO-247	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	800		V
V_{GS}	Gate- source voltage	± 30		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	6.2	6.2 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3.9	3.9 ⁽¹⁾	A
I_{DM} ⁽²⁾	Drain current (pulsed)	24.8	24.8 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	140	30	W
	Derating factor	1.12	0.24	W/ $^\circ\text{C}$
$V_{ESD(G-S)}$	Gate source ESD(HBM-C=100pF, R=1.5K Ω)	4000		V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	4.5		V/ns
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{s}$; $T_c = 25^\circ\text{C}$)	-	2500	V
T_j T_{stg}	Max operating Junction temperature Storage temperature	-55 to 150		$^\circ\text{C}$

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 6.2 \text{ A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		TO-220	TO-220FP	TO-247	
$R_{thj-case}$	Thermal resistance junction-case max	0.89	4.2	0.89	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5		50	$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose	300			$^\circ\text{C}$

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	6.2	A
E_{AS}	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$, $I_d=I_{ar}$, $V_{dd}=50\text{V}$)	300	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown voltage	$I_D = 1\text{mA}$, $V_{GS} = 0$	800			V
I_{DSS}	Zero gate voltage Drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$ $V_{DS} = \text{Max rating, } @125^{\circ}\text{C}$			1 50	μA μA
I_{GSS}	Gate-body leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100\text{ }\mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$, $I_D = 3.1\text{ A}$		1.3	1.5	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g_{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 15\text{V}$, $I_D = 3.1\text{ A}$		5.2		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0$		1320 143 27		pF pF pF
$C_{oss\text{ eq.}}$ ⁽²⁾	Equivalent output capacitance	$V_{DS} = 0\text{V}$, V_{DS} = 0V to 640V		58		pF
$t_{d(on)}$ t_r $t_{r(off)}$ t_f	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 400\text{ V}$, $I_D = 3.1\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$		17 30 48 28		ns ns ns ns
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 640\text{ V}$, $I_D = 6.2\text{ A}$, $V_{GS} = 10\text{ V}$		46 8.5 25		nC nC nC
$t_{r(V_{off})}$ t_r t_c	Off-voltage rise time Fall time Cross-over time	$V_{DD} = 640\text{ V}$, $I_D = 6.2\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$		9 9 18		ns ns ns

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%

2. $C_{oss\text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current				6.2	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				24.8	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 6.2 \text{ A}, V_{GS} = 0$			1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 6.2 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		460		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 50 \text{ V}, T_j = 150^\circ\text{C}$		2990		nC
I_{RRM}	Reverse recovery current			13		A

1. Pulsed: pulse duration=300 μ s, duty cycle 1.5%
2. Pulse width limited by safe operating area

Table 8. Gate-source zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}^{(1)}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA} (\text{Open Drain})$	30			V

1. The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220




Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

