

STB57N65M5, STF57N65M5, STI57N65M5, STP57N65M5

N-channel 650 V, 0.056 Ω typ., 42 A MDmesh™ V Power MOSFET
in I²PAK, TO-220, TO-220FP and D²PAK packages

Datasheet — production data

Features

Order codes	V_{DSS} @ T_{Jmax}	$R_{DS(on)}$ max	I_D
STB57N65M5			
STF57N65M5	710 V	< 0.063 Ω	
STI57N65M5			
STP57N65M5			42 A

- Worldwide best $R_{DS(on)}$ *area amongst the silicon based devices
- Higher V_{DSS} rating, high dv/dt capability
- Excellent switching performance
- Easy to drive, 100% avalanche tested





Figure 1. Internal schematic diagram



Applications

- Switching applications

Description

These devices are N-channel MDmesh™ V Power MOSFETs based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESHTM horizontal layout structure. The resulting product has extremely low on-resistance, which is unmatched among silicon-based Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1. Device summary

Order codes	Marking	Packages	Packaging
STB57N65M5		D ² PAK	Tape and reel
STF57N65M5	57N65M5	TO-220FP	Tube
STI57N65M5		I ² PAK	Tube
STP57N65M5		TO-220	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, D ² PAK, I ² PAK	TO-220FP	
V_{GS}	Gate- source voltage	± 25		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	42	42 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	26.5	26.5 ⁽¹⁾	A
$I_{DM}^{(2)}$	Drain current (pulsed)	168	168 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	250	40	W
I_{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{JMAX})	11		A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{V}$)	960		mJ
$dv/dt^{(3)}$	Peak diode recovery voltage slope	15		V/ns
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t = 1\text{ s}$; $T_c = 25^\circ\text{C}$)	2500		V
T_{stg}	Storage temperature	-55 to 150		°C
T_j	Max. operating junction temperature	150		°C

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area.
3. $I_{SD} \leq 42\text{ A}$, $dI/dt \leq 400\text{ A}/\mu\text{s}$, $V_{Peak} < V_{(BR)DSS}$, $V_{DD} = 400\text{ V}$

Table 3. Thermal data

Symbol	Parameter	Value				Unit
		D ² PAK	I ² PAK	TO-220	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case max	0.50		3.1	3.1	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient max		62.5	62.5	62.5	°C/W
$R_{thj-pcb}$	Thermal resistance junction-pcb max ⁽¹⁾	30				°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu.

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 650 \text{ V}$ $V_{DS} = 650 \text{ V}, T_C = 125^\circ\text{C}$			1 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 25 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 21 \text{ A}$		0.056	0.063	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0$	-	4200 115 9	-	pF pF pF
$C_{o(er)}^{(1)}$	Equivalent output capacitance energy related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 80\%$ $V_{(\text{BR})\text{DSS}}$	-	93	-	pF
$C_{o(tr)}^{(2)}$	Equivalent output capacitance time related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 80\%$ $V_{(\text{BR})\text{DSS}}$	-	303	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz open drain}$	-	1.3	-	Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, I_D = 21 \text{ A},$ $V_{GS} = 10 \text{ V}$	-	98 23 40	-	nC nC nC

1. $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
2. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(V)}$	Voltage delay time			73		ns
$t_{r(V)}$	Voltage rise time	$V_{DD} = 400 \text{ V}$, $I_D = 28 \text{ A}$,	-	15	-	ns
$t_{f(i)}$	Current fall time	$R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$		12		ns
$t_{c(off)}$	Crossing time			19		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current			42		A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-	168		A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 42 \text{ A}$, $V_{GS} = 0$	-		1.5	V
t_{rr}	Reverse recovery time			418		ns
Q_{rr}	Reverse recovery charge	$I_{SD} = 42 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$	-	8		μC
I_{RRM}	Reverse recovery current	$V_{DD} = 100 \text{ V}$ (see)		40		A
t_{rr}	Reverse recovery time			528		ns
Q_{rr}	Reverse recovery charge	$I_{SD} = 42 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$	-	12		μC
I_{RRM}	Reverse recovery current	$V_{DD} = 100 \text{ V}$, $T_j = 150^\circ\text{C}$		44		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for D²PAK, I²PAK and TO-220




Figure 3. Thermal impedance for D²PAK, I²PAK and TO-220




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Output characteristics




Figure 7. Transfer characteristics









Figure 8. Gate charge vs gate-source voltage**Figure 9. Static drain-source on-resistance****Figure 10. Capacitance variations****Figure 11. Output capacitance stored energy****Figure 12. Normalized gate threshold voltage vs temperature****Figure 13. Normalized on-resistance vs temperature**