

## **STW26NM50**

# N-CHANNEL 500V - 0.10Ω - 30A TO-247 MDmesh™ MOSFET

**Table 1: General Features** 

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STW26NM50	500 V	< 0.120 Ω	30 A

- TYPICAL  $R_{DS}(on) = 0.10 \Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- IMPROVED ESD CAPABILITY
- LOW INPUT CAPACITANCE AND GATE CHARGE

#### **DESCRIPTION**

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

#### **APPLICATIONS**

The MDmesh<sup>™</sup> family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.

Figure 1: Package





Figure 2: Internal Schematic Diagram



**Table 2: Order Codes** 

SALES TYPE	MARKING	PACKAGE	PACKAGING
STW26NM50	W26NM50	TO-247	TUBE

**Table 3: Absolute Maximum ratings** 

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	500	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	30	А
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	18.9	Α
I <sub>DM</sub> (•)	Drain Current (pulsed)	120	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	313	W
	Derating Factor	2.5	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6000	V
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-66 to 160	

<sup>(•)</sup> Pulse width limited by safe operating area

#### **Table 4: Thermal Data**

Rthj-case	Thermal Resistance Junction-case Max	0.4	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	13	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	740	mJ

## ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED)

**Table 6: Gate-Source Zener Diode** 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igss=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>(1)</sup>  $I_{SD} \le 26A$ ,  $di/dt \le 200A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_i \le T_{JMAX}$ .

Table 7: On /Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \text{ mA}, V_{GS} = 0$	500			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, $T_C$ = 125°C			10 100	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3	4	5	V
R <sub>DS(on</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13 A		0.10	0.12	Ω

### **Table 8: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V , I <sub>D</sub> = 13 A		20		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0		3000 700 50		pF pF pF
C <sub>OSS eq</sub> (3).	Equivalent Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 to 400 V		300		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off-Delay Time Fall Time	$V_{DD} = 250 \text{ V}, I_{D} = 13 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 15)		28 15 13 19		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 26 A, V <sub>GS</sub> = 10 V (see Figure 18)		76 20 36	106	nC nC nC

## **Table 9: Source Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				26 104	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 26 A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 26 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100 \text{V}$ (see Figure 16)		400 5.5 27.8		ns µC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 26 \text{ A, di/dt} = 100 \text{ A/µs}$ $V_{DD} = 100 \text{V, T}_j = 150 ^{\circ}\text{C}$ (see Figure 16)		492 7 28.8		ns µC A

<sup>(1)</sup> Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
(2) Pulse width limited by safe operating area.
(3) Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.