

# STB23NM50N, STF23NM50N STP23NM50N, STW23NM50N

N-channel 500 V, 0.162 Ω, 17 A TO-220, TO-220FP, TO-247, D<sup>2</sup>PAK  
MDmesh™ II Power MOSFET

## Features

Order codes	$V_{DSS}$ (@T <sub>jmax</sub> )	$R_{DS(on)}$ max.	$I_D$
STB23NM50N	550 V	< 0.19 Ω	17 A
STF23NM50N			
STP23NM50N			
STW23NM50N			

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB23NM50N	23NM50N	D <sup>2</sup> PAK	Tape and reel
STF23NM50N		TO-220FP	Tube
STP23NM50N		TO-220	
STW23NM50N		TO-247	

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value			Unit
		TO-220, D <sup>2</sup> PAK	TO-247	TO-220FP	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	500			V
V <sub>GS</sub>	Gate- source voltage	± 25			V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	17	17 <sup>(1)</sup>		A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	11	11 <sup>(1)</sup>		A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	68	68 <sup>(1)</sup>		A
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	125	30		W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T <sub>C</sub> =25 °C)		2500		V
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15			V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150			°C
T <sub>j</sub>	Max. operating junction temperature	150			°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. I<sub>SD</sub> ≤ 17 A, di/dt ≤ 400 A/μs, V<sub>DS</sub> peak ≤ V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>

**Table 3. Thermal data**

Symbol	Parameter	Value				Unit
		D <sup>2</sup> PAK	TO-247	TO-220	TO-220FP	
R <sub>thj-case</sub>	Thermal resistance junction-case max	1		4.17		°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb minimum footprint	30				°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max		62.5	50	62.5	°C/W
T <sub>I</sub>	Maximum lead temperature for soldering purpose			300		°C

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu

**Table 4. Avalanche characteristics**

Symbol	Parameter	Value		Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>j</sub> Max)	6		A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	254		mJ

## 2 Electrical characteristics

( $T_{CASE}=25\text{ }^{\circ}\text{C}$  unless otherwise specified)

**Table 5. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}, V_{GS} = 0$	500			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{max rating}$ $V_{DS} = \text{max rating, @ } 125\text{ }^{\circ}\text{C}$			1 100	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 25\text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}, I_D = 8.5\text{ A}$		0.162	0.19	$\Omega$

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance					pF
$C_{oss}$	Output capacitance					pF
$C_{rss}$	Reverse transfer capacitance	$V_{DS} = 50\text{ V}, f = 1\text{ MHz}, V_{GS} = 0$	-	1330 84 4.8	-	pF
$C_{oss\text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 400\text{ V}$	-	210	-	pF
$Q_g$	Total gate charge					nC
$Q_{gs}$	Gate-source charge	$V_{DD} = 400\text{ V}, I_D = 17\text{ A}, V_{GS} = 10\text{ V}$	-	45 7 24	-	nC
$Q_{gd}$	Gate-drain charge					nC
$R_g$	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain	-	4.6	-	$\Omega$

1.  $C_{oss\text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time			6.6		ns
$t_r$	Rise time			19	-	ns
$t_{d(off)}$	Turn-off-delay time	$V_{DD} = 250 \text{ V}$ , $I_D = 17 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$	-	71		ns
$t_f$	Fall time			29		ns


**Table 8. Source drain diode**

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
$I_{SD}$	Source-drain current		-		17	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				68	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 17 \text{ A}$ , $V_{GS} = 0$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 17 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$		286		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	3700		nC
$I_{RRM}$	Reverse recovery current			26		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 17 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$		350		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ , $T_j = 150 \text{ }^\circ\text{C}$	-	4800		nC
$I_{RRM}$	Reverse recovery current			27		A


1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)


**Figure 2.** Safe operating area for TO-220, D<sup>2</sup>PAK




**Figure 3.** Thermal impedance for TO-220, D<sup>2</sup>PAK




**Figure 4.** Safe operating area for TO-220FP



**Figure 5.** Thermal impedance for TO-220FP



**Figure 6.** Safe operating area for TO-247



**Figure 7.** Thermal impedance for TO-247

