

STB14NM65N, STF14NM65N STI14NM65N, STP14NM65N, STW14NM65N

N-channel 650 V, 0.33 Ω, 12 A MDmesh™ II Power MOSFET
TO-220, TO-220FP, D²PAK, I²PAK, TO-247

Features

Type	V_{DSS} (@ T_J max)	$R_{DS(on)}$ max	I_D
STI14NM65N	710 V	< 0.38 Ω	12 A
STB14NM65N	710 V	< 0.38 Ω	12 A
STF14NM65N	710 V	< 0.38 Ω	12 A ⁽¹⁾
STP14NM65N	710 V	< 0.38 Ω	12 A
STW14NM65N	710 V	< 0.38 Ω	12 A

1. Limited only by maximum temperature allowed

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Application

- Switching applications

Description

This series of devices is designed using the second generation of MDmesh™ Technology. This revolutionary Power MOSFET associates a new vertical structure to the Company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STI14NM65N	14NM65N	I ² PAK	Tube
STB14NM65N	14NM65N	D ² PAK	Tape and reel
STF14NM65N	14NM65N	TO-220FP	Tube
STP14NM65N	14NM65N	TO-220	Tube
STW14NM65N	14NM65N	TO-247	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, TO-247 D ² PAK, I ² PAK	TO-220FP	
V _{DS}	Drain-source voltage (V _{GS} =0)	650		V
V _{GS}	Gate-source voltage	± 25		V
I _D	Drain current (continuous) at T _C = 25 °C	12	12 ⁽¹⁾	A
I _D	Drain current (continuous) at T _C = 100 °C	7.6	7.6 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	48	48 ⁽¹⁾	A
P _{TOT}	Total dissipation at T _C = 25 °C	125	30	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T _C =25 °C)	--	2500	V
T _{stg}	Storage temperature	-55 to 150		°C
T _J	Max. operating junction temperature	150		°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. I_{SD} ≤ 12 A, di/dt ≤ 400 A/μs, V_{DD} = 80% V_{(BR)DSS}

Table 3. Thermal data

Symbol	Parameter	Value					Unit
		TO-220	I ² PAK	D ² PAK	TO-247	TO-220FP	
R _{thj-case}	Thermal resistance junction-case max	1			4.2		°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5	--	50	62.5		°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max	--	--	30	--	--	°C/W
T _I	Maximum lead temperature for soldering purposes	300					°C

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _J max)	3	A
E _{AS}	Single pulse avalanche energy (starting T _J =25 °C, I _D =I _{AS} , V _{DD} = 50 V)	300	mJ

2 Electrical characteristics

($T_{CASE}=25^\circ\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
$dv/dt^{(1)}$	Drain source voltage slope	$V_{DD} = 520 \text{ V}, I_D = 12 \text{ A}, V_{GS} = 10 \text{ V}$		30		V/ns
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$ $V_{DS} = \text{Max rating, } @125^\circ\text{C}$			1 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$		0.330	0.380	Ω

- Characteristic value at turn off on inductive load

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS}=15 \text{ V}, I_D = 6 \text{ A}$		10		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		1300 90 8		pF pF pF
$C_{oss \text{ eq}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 520 \text{ V}$		150		pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, I_D = 12 \text{ A}, V_{GS} = 10 \text{ V}$		45 7 25		nC nC nC

- Pulsed: pulse duration = 300 μs , duty cycle 1.5%
- $C_{oss \text{ eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on delay time			11		ns
t_r	Rise time			13		ns
$t_{d(off)}$	Turn-off delay time	$V_{DD} = 325 \text{ V}$, $I_D = 6 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$		55		ns
t_f	Fall time			20		ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
I_{SD}	Source-drain current			12		A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)			48		A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 12 \text{ A}$, $V_{GS} = 0$			1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		390		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$		5		μC
I_{RRM}	Reverse recovery current			25		A
t_{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		530		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$, $T_J = 150^\circ\text{C}$		7		μC
I_{RRM}	Reverse recovery current			25		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220 / D²PAK / I²PAK




Figure 3. Thermal impedance for TO-220 / D²PAK / I²PAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP

