

STF13N95K3, STFI13N95K3, STP13N95K3, STW13N95K3

N-channel 950 V, 0.68 Ω typ., 10 A Zener-protected SuperMESH3™
Power MOSFET in TO-220FP, I²PAKFP, TO-220 and TO-247

Datasheet – production data

Features

Order codes	V _{DSS}	R _{DS(on)max}	I _D	P _{TOT}
STF13N95K3	950 V	< 0.85 Ω	10 A	40 W
STFI13N95K3				190 W
STP13N95K3				
STW13N95K3				

- Gate charge minimized
- Extremely large avalanche performance
- 100% avalanche tested
- Very low intrinsic capacitance
- Zener-protected




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STF13N95K3	13N95K3	TO-220FP	Tube
STFI13N95K3		I ² PAKFP	
STP13N95K3		TO-220	
STW13N95K3		TO-247	

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220 TO-247	TO-220FP I ² PAKFP	
V _{DS}	Drain source voltage	950		V
V _{GS}	Gate- source voltage	± 30		V
I _D	Drain current (continuous) at T _C = 25 °C	10	10 ⁽¹⁾	A
I _D	Drain current (continuous) at T _C = 100 °C	6	6 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	40	40 ⁽¹⁾	A
P _{TOT}	Total dissipation at T _C = 25 °C	190	40	W
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{jmax})		13	A
E _{AS}	Single pulse avalanche energy (starting T _J = 25 °C, I _D =I _{AS} , V _{DD} = 50 V)		400	mJ
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; TC = 25 °C)		2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope		9	V/ns
T _j T _{stg}	Operating junction temperature Storage temperature	- 55 to 150		°C

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area.
3. I_{SD} ≤ 10 A, di/dt ≤ 400 A/μs, V_{Peak} ≤ V_{(BR)DSS}.

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		TO-220	TO-247	TO-220FP I ² PAKFP	
R _{thj-case}	Thermal resistance junction-case max	0.66		3.13	°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5	50	62.5	°C/W

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	950			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 950\text{V}$, $V_{DS} = 950\text{V}, T_c=125^\circ\text{C}$			1 50	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$		0.68	0.85	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance			1620		pF
C_{oss}	Output capacitance		-	117	-	pF
C_{rss}	Reverse transfer capacitance	$V_{DS} = 100 \text{ V}, f=1 \text{ MHz}, V_{GS}=0$		1.2		pF
$C_{o(\text{tr})}^{(1)}$	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 760 \text{ V}$	-	115	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related		-	131	-	pF
R_G	Intrinsic gate resistance	$f = 1\text{MHz open drain}$	-	2.3	-	Ω
Q_g	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 10 \text{ A}$		51		nC
Q_{gs}	Gate-source charge	$V_{GS} = 10 \text{ V}$	-	10	-	nC
Q_{gd}	Gate-drain charge			30		nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 475 \text{ V}, I_D = 5 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$	-	18	ns	ns
t_r	Rise time			16		
$t_{d(off)}$	Turn-off delay time			50		
t_f	Fall time			21		

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-	10	40	mA
I_{SDM}	Source-drain current (pulsed)					
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 10 \text{ A}, V_{GS}=0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 10 \text{ A}, V_{DD}= 60 \text{ V}$ $di/dt = 100 \text{ A}/\mu\text{s},$	-	500	ns	μC
Q_{rr}	Reverse recovery charge			9		
I_{RRM}	Reverse recovery current			36		
t_{rr}	Reverse recovery time	$I_{SD} = 10 \text{ A}, V_{DD}= 60 \text{ V}$ $di/dt=100 \text{ A}/\mu\text{s},$ $T_j=150^\circ\text{C}$ (see)	-	624	ns	μC
Q_{rr}	Reverse recovery charge			11		
I_{RRM}	Reverse recovery current			37		

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BV_{GSO}	Gate-source breakdown voltage	$I_{GS} \pm 1\text{mA}, (\text{open drain})$	30	-	-	V

The built-in-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220FP and I²PAKFP




Figure 3. Thermal impedance for TO-220FP and I²PAKFP




Figure 4. Safe operating area for TO-220




Figure 5. Thermal impedance for TO-220




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

