

STP7N65M2, STU7N65M2

N-channel 650 V, 0.98 Ω typ., 5 A MDmesh™ M2
Power MOSFETs in TO-220 and IPAK packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V_{DS}	$R_{DS(on)} \text{ max}$	I_D
STP7N65M2	650 V	1.15 Ω	5 A
STU7N65M2	650 V	1.15 Ω	5 A

- Extremely low gate charge
- Excellent output capacitance (C_{oss}) profile
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

These devices are N-channel Power MOSFETs developed using the MDmesh™ M2 technology. Thanks to the strip layout associated with an improved vertical structure, the device exhibits both low on-resistance and optimized switching characteristics. It is therefore suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packaging
STP7N65M2	7N65M2	TO-220	Tube
STU7N65M2	7N65M2	IPAK	Tube

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{GS}	Gate-source voltage	± 25	V	
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	5	A	
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3.2	A	
$I_{DM}^{(1)}$	Drain current (pulsed)	20	A	
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	60	W	
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns	
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	50		
T_{stg}	Storage temperature	- 55 to 150		
T_j	Operating junction temperature	$^\circ\text{C}$		

Notes:

(1) Pulse width limited by safe operating area

(2) $I_{SD} \leq 5 \text{ A}$, $dI/dt \leq 400 \text{ A}/\mu\text{s}$; $V_{DSpeak} < V_{(BR)DSS}$, $V_{DD}=400 \text{ V}$ (3) $V_{DS} \leq 520 \text{ V}$ **Table 3: Thermal data**

Symbol	Parameter	Value		Unit
		TO-220	IPAK	
$R_{thj-case}$	Thermal resistance junction-case max	2.08		$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5	100	$^\circ\text{C}/\text{W}$

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	1	A
E_{AS}	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$, $I_D= I_{AR}$; $V_{DD}=50 \text{ V}$)	103	mJ

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 1 \text{ mA}$	650			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 650 \text{ V}$			1	μA
		$V_{GS} = 0, V_{DS} = 650 \text{ V}, T_C = 125^\circ\text{C}$			100	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 25 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.98	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$	-	270	-	pF
C_{oss}	Output capacitance		-	14.5	-	
C_{rss}	Reverse transfer capacitance		-	0.8	-	
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 520 \text{ V}, V_{GS} = 0$	-	108	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz}$ open drain	-	7	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 10 \text{ V}$	-	9	-	nC
Q_{gs}	Gate-source charge		-	2.3	-	nC
Q_{gd}	Gate-drain charge		-	4.3	-	nC

Notes:

⁽¹⁾ $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	8	-	ns
t_r	Rise time		-	20	-	ns
$t_{d(off)}$	Turn-off delay time		-	30	-	ns
t_f	Fall time		-	20	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		20	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5 \text{ A}, V_{GS} = 0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$ (see)	-	275		ns
Q_{rr}	Reverse recovery charge		-	1.62		μC
I_{RRM}	Reverse recovery current		-	11.8		A
t_{rr}	Reverse recovery time	$I_{SD} = 5 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}, T_j = 150 \text{ }^\circ\text{C}$	-	430		ns
Q_{rr}	Reverse recovery charge		-	2.54		μC
I_{RRM}	Reverse recovery current		-	11.9		A

Notes:

(1) Pulse width limited by safe operating area.

(2) Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area for TO-220




Figure 3: Thermal impedance for TO-220




Figure 4: Safe operating area for IPAK




Figure 5: Thermal impedance for IPAK




Figure 6: Output characteristics




Figure 7: Transfer characteristics

