


STD9NM60N STF9NM60N, STP9NM60N

N-channel 600 V, 0.63 Ω 6.5 A TO-220, TO-220FP, DPAK
MDmesh™ II Power MOSFET

Features

Order codes	V_{DSS} (@ T_{jmax})	$R_{DS(on)}$ max.	I_D
STD9NM60N	650 V	< 0.745 Ω	6.5 A
STF9NM60N			
STP9NM60N			

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance



Application

Switching applications

Description

This series of devices is realized with the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Packages	Packaging
STD9NM60N	9NM60N	DPAK	Tape and reel
STF9NM60N		TO-220FP	Tube
STP9NM60N		TO-220	

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, DPAK	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	600		V
V_{GS}	Gate- source voltage	± 25		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	6.5	6.5 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	4	4 ⁽¹⁾	A
I_{DM} ⁽²⁾	Drain current (pulsed)	26	26 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	70	25	W
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}; T_C=25^\circ\text{C}$)		2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
T_{stg}	Storage temperature	- 55 to 150		°C
T_j	Max. operating junction temperature	150		°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 6.5\text{ A}$, $dI/dt \leq 400\text{ A}/\mu\text{s}$, $V_{DD} = 80\%$ $V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		DPAK	TO-220	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case max	1.79	5		°C/W
$R_{thj-pcb}$ ⁽¹⁾	Thermal resistance junction-pcb minimum footprint	50			°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient max		62.5		°C/W
T_I	Maximum lead temperature for soldering purpose		300		°C

1. When mounted on 1inch² FR-4 board, 2 oz Cu

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	2.5	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	115	mJ

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{max rating}$ $V_{DS} = \text{max rating, } @ 125^\circ\text{C}$			1 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 3.25 \text{ A}$		0.63	0.745	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0$	-	452 30 1.45	-	pF pF pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	79	-	pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480 \text{ V}, I_D = 6.5 \text{ A},$ $V_{GS} = 10 \text{ V}$	-	17.4 3 9.7	-	nC nC nC
R_g	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain	-	4.8	-	Ω

1. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS} .

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time			28		ns
t_r	Rise time			23	-	ns
$t_{d(off)}$	Turn-off delay time			52.5		ns
t_f	Fall time			26.7		ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		6.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				26	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 6.5 \text{ A}, V_{GS} = 0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 6.5 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		264		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	1.9		μC
I_{RRM}	Reverse recovery current			14.6		A
t_{rr}	Reverse recovery time	$I_{SD} = 6.5 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		324		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150^\circ\text{C}$	-	2.3		μC
I_{RRM}	Reverse recovery current			14.2		A

1. Pulse width limited by safe operating area
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220




Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for DPAK




Figure 5. Thermal impedance for DPAK




Figure 6. Safe operating area for TO-220FP




Figure 7. Thermal impedance for TO-220FP

