

N-channel 600 V, 0.56  $\Omega$ , 7 A MDmesh™ II Power MOSFET  
TO-220, TO-220FP, IPAK, DPAK, D<sup>2</sup>PAK

## Features

Type	$V_{DSS}$ (@T <sub>jmax</sub> )	$R_{DS(on)}$ max	$I_D$
STB8NM60N	650 V	< 0.65 $\Omega$	7 A
STD8NM60N	650 V	< 0.65 $\Omega$	7 A
STD8NM60N-1	650 V	< 0.65 $\Omega$	7 A
STF8NM60N	650 V	< 0.65 $\Omega$	7 A <sup>(1)</sup>
STP8NM60N	650 V	< 0.65 $\Omega$	7 A

1. Limited only by maximum temperature allowed
- 100% avalanche tested
  - Low input capacitance and gate charge
  - Low gate input resistance




Figure 1. Internal schematic diagram

## Application

- Switching applications

## Description

This series of devices implements second generation MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the Company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB8NM60N	B8NM60N	D <sup>2</sup> PAK	Tape and reel
STD8NM60N	D8NM60N	DPAK	Tape and reel
STD8NM60N-1	D8NM60N	IPAK	Tube
STF8NM60N	F8NM60N	TO-220FP	Tube
STP8NM60N	P8NM60N	TO-220	Tube

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		TO-220, IPAK, DPAK, D <sup>2</sup> PAK	TO-220FP	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	600		V
V <sub>GS</sub>	Gate-source voltage	± 25		V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	7	7 <sup>(1)</sup>	A
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	4.3	4.3 <sup>(1)</sup>	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	28	28 <sup>(1)</sup>	A
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	70	25	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T <sub>C</sub> = 25 °C)	--	2500	V
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15		V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150		°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. I<sub>SD</sub> ≤ 7 A, di/dt ≤ 400 A/μs, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>

**Table 3. Thermal data**

Symbol	Parameter	Value					Unit
		TO-220	IPAK	DPAK	D <sup>2</sup> PAK	TO-220FP	
R <sub>thj-case</sub>	Thermal resistance junction-case	1.78		5		°C/W	
R <sub>thj-amb</sub>	Thermal resistance junction-amb	62.5	100	--	62.5		°C/W
T <sub>I</sub>	Maximum lead temperature for soldering purpose	300					°C

**Table 4. Avalanche characteristics**

Symbol	Parameter	Max value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>j</sub> max)	2.5	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AS</sub> , V <sub>DD</sub> = 50 V)	200	mJ

## 2 Electrical characteristics

( $T_{CASE}=25\text{ }^{\circ}\text{C}$  unless otherwise specified)

**Table 5. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}, V_{GS} = 0$	600			V
$dv/dt^{(1)}$	Drain-source voltage slope	$V_{DD} = 480\text{ V}, I_D = 7\text{ A}, V_{GS} = 10\text{ V}$		38		V/ns
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max rating}, V_{DS} = \text{Max rating}, T_c = 125\text{ }^{\circ}\text{C}$			1 100	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}, I_D = 3.5\text{ A}$		0.56	0.65	$\Omega$

1. Characteristics value at turn off on inductive load

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15\text{ V}, I_D = 3.5\text{ A}$		15		S
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50\text{ V}, f = 1\text{ MHz}, V_{GS} = 0$		560 37 2		pF pF pF
$C_{oss\text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0\text{ to }480\text{ V}$		153		pF
$R_G$	Gate input resistance	$f = 1\text{ MHz}$ Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		6		$\Omega$
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480\text{ V}, I_D = 7\text{ A}$ $V_{GS} = 10\text{ V}$		19 3 10		nC nC nC

1. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%

2.  $C_{oss\text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}$ , $I_D = 3.5 \text{ A}$ ,		10		ns
$t_r$	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$		12		ns
$t_{d(off)}$	Turn-off delay time			40		ns
$t_f$	Fall time			10		ns


**Table 8. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current			7		A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)			28		A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 7 \text{ A}$ , $V_{GS} = 0$		1.3		V
$t_{rr}$	Reverse recovery time	$I_{SD} = 7 \text{ A}$ , $dI/dt = 100$		310		ns
$Q_{rr}$	Reverse recovery charge	$\text{A}/\mu\text{s}$ , $V_{DD} = 30 \text{ V}$ , $T_j = 25^\circ\text{C}$		2.40		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current			15		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 7 \text{ A}$ , $dI/dt = 100$		480		ns
$Q_{rr}$	Reverse recovery charge	$\text{A}/\mu\text{s}$ , $V_{DD} = 30 \text{ V}$ , $T_j = 150^\circ\text{C}$		3.50		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current			15		A


1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)



**Figure 2.** Safe operating area for TO-220, D<sup>2</sup>PAK




**Figure 3.** Thermal impedance for TO-220, D<sup>2</sup>PAK



**Figure 4.** Safe operating area for DPAK, IPAK      **Figure 5.** Thermal impedance for DPAK, IPAK



**Figure 6.** Safe operating area for TO-220FP



**Figure 7.** Thermal impedance for TO-220FP

