

# STP85NF3LL STB85NF3LL-1

N-CHANNEL 30V - 0.006Ω - 85A TO-220/I<sup>2</sup>PAK  
LOW GATE CHARGE STripFET™ POWER MOSFET

PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STP85NF3LL	30 V	< 0.008 Ω	85 A
STB85NF3LL-1	30 V	< 0.008 Ω	85 A


- TYPICAL R<sub>DS(on)</sub> = 0.0075 Ω (@4.5V)
- OPTIMAL R<sub>DS(on)</sub> x Q<sub>g</sub> TRADE-OFF @4.5V
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED

## DESCRIPTION


This application specific Power MOSFET is the third generation of STMicroelectronics unique “Single Feature Size” strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

## APPLICATIONS

- SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS



## INTERNAL SCHEMATIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	30	V
V <sub>GS</sub>	Gate- source Voltage	± 15	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	85	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	60	A
I <sub>DM</sub> (●)	Drain Current (pulsed)	340	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	110	W
	Derating Factor	0.73	W/°C
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
T <sub>j</sub>	Max. Operating Junction Temperature	175	°C

(●) Pulse width limited by safe operating area

## STP85NF3LL/STB85NF3LL-1

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.36	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 15V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	1			V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 40 A V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 40 A		0.006 0.0075	0.008 0.0095	Ω Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)max</sub> , I <sub>D</sub> = 40 A		30		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		2210		pF
C <sub>oss</sub>	Output Capacitance			635		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			138		pF

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 15V, I_D = 30A$		22		ns
$t_r$	Rise Time	$R_G = 4.7\Omega, V_{GS} = 4.5V$ (see test circuit, Figure 3)		130		ns
$Q_g$	Total Gate Charge	$V_{DD} = 24V, I_D = 60A,$		30	40	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 4.5V$		9		nC
$Q_{gd}$	Gate-Drain Charge			12.5		nC

**SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$	Turn-off-Delay Time	$V_{DD} = 15V, I_D = 30A,$		36.5		ns
$t_f$	Fall Time	$R_G = 4.7\Omega, V_{GS} = 4.5V$ (see test circuit, Figure 3)		36.5		ns
$t_{d(off)}$	Off-voltage Rise Time	$V_{clamp} = 24V, I_D = 30A$		32		ns
$t_f$	Fall Time	$R_G = 4.7\Omega, V_{GS} = 4.5V$		23		ns
$t_c$	Cross-over Time	(see test circuit, Figure 5)		40		ns

**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				85	A
$I_{SDM} (1)$	Source-drain Current (pulsed)				340	A
$V_{SD} (2)$	Forward On Voltage	$I_{SD} = 85A, V_{GS} = 0$			1.3	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 85A, di/dt = 100A/\mu s,$		65		ns
$Q_{rr}$	Reverse Recovery Charge	$V_{DD} = 15V, T_j = 150^\circ C$		105		nC
$I_{RRM}$	Reverse Recovery Current	(see test circuit, Figure 5)		3.4		A

Note: 1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5 %.  
 2. Pulse width limited by safe operating area.

**Safe Operating Area**



**Thermal Impedance**

