

Features

Type	V_{DSS}	$R_{DS(on)}$	I_D
STP80PF55	55V	<0.018 Ω	80A
STB80PF55	55V	<0.018 Ω	80A

- Extremely dv/dt capability
- 100% avalanche tested
- Application oriented characterization

Application

- Switching applications

Description

These Power MOSFETs are the latest development of STMicroelectronics unique "single feature size" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps allowing remarkable manufacturing reproducibility.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STP80PF55	P80PF55	TO-220	Tube
STB80PF55	B80PF55	D ² PAK	Tape and reel

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	55	V
V_{GS}	Gate-source voltage	± 16	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	80	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	57	A
$I_{DM}^{(2)}$	Drain current (pulsed)	320	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	300	W
	Derating factor	2	W/ $^\circ\text{C}$
$dv/dt^{(3)}$	Peak diode recovery voltage slope	7	V/ns
$E_{AS}^{(4)}$	Single pulse avalanche energy	1.4	J
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 175	$^\circ\text{C}$

1. Current limited by package.
2. Pulse width limited by safe operating area .
3. $I_{SD} \leq 40\text{A}$, $di/dt \leq 300 \text{ A}/\mu\text{s}$, $V_{DD}=80\%$ $V_{(\text{BR})DSS}$.
4. Starting $T_j=25^\circ\text{C}$, $I_D=80\text{A}$, $V_{DD}=40\text{V}$.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	0.5	$^\circ\text{C/W}$
R_{thj-a}	Thermal resistance junction-ambient max	62.5	$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose	300	$^\circ\text{C}$

Note: For the P-CHANNEL MOSFET actual polarity of voltages and current has to be reversed

2 Electrical characteristics

($T_{CASE}=25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \text{ mA}, V_{GS} = 0$	55			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$ $V_{DS} = \text{Max rating}, T_C=125^\circ\text{C}$			1 10	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 16 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		0.016	0.018	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g_{fs}	Forward transconductance	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}, I_D = 40 \text{ A}$	-	32		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}, f = 1\text{MHz}, V_{GS} = 0$	-	5500 1130 600		pF pF pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$I_D = 25 \text{ A}, V_{DD} = 80 \text{ V}, V_{GS} = 10 \text{ V}$	-	190 27 65	258	nC nC nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on delay time Rise time	$V_{DD}=25 \text{ V}, I_D=40 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$	-	35 190	-	ns ns
$t_{d(off)}$ t_f	Turn-off delay time Fall time	$V_{DD}=25 \text{ V}, I_D=40 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$	-	165 80	-	ns ns
$t_{r(Voff)}$ t_f t_c	Off-voltage rise time Fall time Cross-over time	$V_{clamp}=40 \text{ V}, I_D=80 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$	-	60 40 85	-	ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test condicitions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		10	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				40	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 80 \text{ A}, V_{GS} = 0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 80 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		110		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 25 \text{ V}, T_j = 150^\circ\text{C}$		495		μC
I_{RRM}	Reverse recovery current		-	9		A

1. Pulse width limited by T_{jmax} .
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5 %.

Note: For the P-CHANNEL MOSFET actual polarity of voltages and current has to be reversed

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220 and D²PAK




Figure 3. Thermal impedance for TO-220 and D²PAK




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Transconductance




Figure 7. Static drain-source on resistance

