

STF7N95K3 STP7N95K3, **STW7N95K3**

N-channel 950 V, 1.1 Ω, 7.2 A, TO-220, TO-220FP, TO-247
Zener-protected SuperMESH3™ Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D	Pw
STF7N95K3	950 V	< 1.35 Ω	7.2 A	35 W
STP7N95K3	950 V	< 1.35 Ω	7.2 A	150 W
STW7N95K3	950 V	< 1.35 Ω	7.2 A	150 W

- 100% avalanche tested
- Extremely large avalanche performance
- Gate charge minimized
- Very low intrinsic capacitances
- Zener-protected

Application

■ Switching applications

Description

The new SuperMESH3™ series is obtained through the combination of a further fine tuning of ST's well established strip-based PowerMESH™ layout with a new optimized vertical structure. In addition to pushing on-resistance significantly down, special attention has been taken to ensure a very good dynamic performances coupled with a very large avalanche capability for the most demanding application.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STF7N95K3	7N95K3	TO-220FP	Tube
STP7N95K3	7N95K3	TO-220	Tube
STW7N95K3	7N95K3	TO-247	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Cumbal	Davamatav	Value	l lmia	
Symbol	Parameter	TO-220, TO-247	TO-220FP	Unit
V _{GS}	Gate-source voltage	± 30		V
I _D	Drain current (continuous) at T _C = 25 °C	7.2	7.2 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C = 100 °C	4.5	4.5 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	28.8 28.8 ⁽¹		Α
P _{TOT}	Total dissipation at T _C = 25 °C	150	35	W
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{JMAX})	9		Α
E _{AS}	Single pulse avalanche energy (3)	220		mJ
	Derating factor	1.12	0.24	W/°C
dv/dt (4)	Peak diode recovery voltage slope	6		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T _C =25 °C)	2000		V
T _j T _{stg}	Operating junction temperature Storage temperature	-55 to 150		°C

- 1. Limited by package
- 2. Pulse width limited by safe operating area
- 3. Starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V
- 4. $I_{SD} \leq 7.2 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, V}_{Peak} < V_{(BR)DSS}$

Table 3. Thermal data

Symbol	pol Parameter		TO-220 TO-247		Unit
R _{thj-case}	Thermal resistance junction-case max 0.83		3.57	°C/W	
Rt _{hj-amb}	hj-amb Thermal resistance junction-ambient max		50	62.5	°C/W
T _I	Maximum lead temperature for soldering purpose		300		°C

2 Electrical characteristics

(Tcase = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	950			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = Max rating V_{DS} = Max rating, T_{C} =125 °C			1 50	μ Α μ Α
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 3.6 \text{ A}$		1.1	1.35	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15 V, I _D = 3.6 A		5		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$		1031 79 0.9		pF pF pF
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related	V _{DS} = 0 to 760 V, V _{GS} = 0		60		pF
C _{o(er)} (3)	Equivalent capacitance energy related	V _{DS} = 0 to 760 V, V _{GS} = 0		36		pF
R _G	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level = 20 mV open drain		2.4		Ω
Q _g	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 7.2 \text{ A},$		34		nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V		6		nC
Q_{gd}	Gate-drain charge			20		nC

^{1.} Pulsed: pulse duration = 300 μs, duty cycle 1.5%

^{2.} $C_{oss\,eq.}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

^{3.} $C_{oss\ eq.}$ energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 475 V, I _D = 3.6 A,		14		ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$		9		ns
t _{d(off)}	Turn-off-delay time	ng = 4.7 52, vgs = 10 v		36		ns
t _f	Fall time			23		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)				7.2 28.8	A A
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 7.2 \text{ A}, V_{GS} = 0$			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} = 7.2 A, di/dt = 100A/μs V _{DD} = 60 V (see		450 6 28		ns μC A
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 7.2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$		550 8 28		ns µC A

^{1.} Pulse width limited by safe operating area

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO} ⁽¹⁾	Gate-source breakdown voltage	Igs=± 1mA (open drain)	30			٧

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

^{2.} Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220 Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for TO-220FP Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247 Figure 7. Thermal impedance for TO-247

