



STF6N62K3, STFI6N62K3, STI6N62K3, STP6N62K3, STU6N62K3

N-channel 620 V, 0.95 Ω typ., 5.5 A SuperMESH3™ Power MOSFET in TO-220FP, I²PAKFP, I²PAK, TO-220, IPAK packages

Datasheet – production data

Features

Order codes	V _{DSS}	R _{DS(on)} max.	I _D	P _{TOT}
STF6N62K3	620 V	< 1.2 Ω	5.5 A	30 W
STFI6N62K3				30 W
STI6N62K3				90 W
STP6N62K3				90 W
STU6N62K3				90 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

Applications

- Switching applications

Description

These SuperMESH3™ Power MOSFETs are the result of improvements applied to STMicroelectronics' SuperMESH™ technology, combined with a new optimized vertical structure. These devices boast an extremely low on-resistance, superior dynamic performance and high avalanche capability, rendering them suitable for the most demanding applications.





Figure 1. Internal schematic diagram



AM01476v1

Table 1. Device summary

Order codes	Marking	Package	Packaging
STF6N62K3	6N62K3	TO-220FP	Tube
STFI6N62K3		I ² PAKFP	
STI6N62K3		I ² PAK	
STP6N62K3		TO-220	
STU6N62K3		IPAK	

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		TO-220FP I ² PAKFP	I ² PAK TO-220	IPAK	
V _{DS}	Drain-source voltage	620			V
V _{GS}	Gate- source voltage	± 30			V
I _D	Drain current (continuous) at T _C = 25 °C	5.5 ⁽¹⁾	5.5		A
I _D	Drain current (continuous) at T _C = 100 °C	3 ⁽¹⁾	3		A
I _{DM} ⁽²⁾	Drain current (pulsed)	22 ⁽¹⁾	22		A
P _{TOT}	Total dissipation at T _C = 25 °C	30	90		W
I _{AR} ⁽³⁾	Avalanche current, repetitive or not-repetitive	5.5			A
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	140			mJ
ESD	Gate-source human body model (R=1.5 kΩ, C=100 pF)	2.5			kV
dv/dt ⁽⁵⁾	Peak diode recovery voltage slope	12			V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)	2500			V
T _{stg}	Storage temperature	-55 to 150			°C
T _j	Max. operating junction temperature	150			°C

- Limited by maximum junction temperature.
- Pulse width limited by safe operating area.
- Pulse width limited by T_j max.
- Starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V.
- I_{SD} ≤ 5.5 A, di/dt ≤ 400 A/μs, V_{DD} = 80% V_{(BR)DSS}, V_{DSpeak} ≤ V_{(BR)DSS}.

Table 3. Thermal data

Symbol	Parameter	TO-220FP I ² PAKFP	I ² PAK TO-220	IPAK	Unit
R _{thj-case}	Thermal resistance junction-case max.	4.17	1.39		°C/W
R _{thj-amb}	Thermal resistance junction-ambient max.	62.5		100	°C/W

2 Electrical characteristics

($T_C = 25\text{ °C}$ unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$, $V_{GS} = 0$	620			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 620\text{ V}$ $V_{DS} = 620\text{ V}$, $T_C = 125\text{ °C}$			0.8 50	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			± 9	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50\text{ }\mu\text{A}$	3	3.75	4.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$, $I_D = 2.8\text{ A}$		0.95	1.2	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0$	-	875	-	pF
C_{oss}	Output capacitance			100		pF
C_{rss}	Reverse transfer capacitance			17		pF
$C_{oss(er)}^{(1)}$	Equivalent output capacitance energy related	$V_{GS} = 0$, $V_{DS} = 0\text{ to }480\text{ V}$	-	28	-	pF
$C_{oss(tr)}^{(2)}$	Equivalent output capacitance time related			63		pF
R_G	Intrinsic gate resistance	$f = 1\text{ MHz}$ open drain	-	3.5	-	Ω
Q_g	Total gate charge	$V_{DD} = 496\text{ V}$, $I_D = 5.5\text{ A}$, $V_{GS} = 10\text{ V}$	-	34	-	nC
Q_{gs}	Gate-source charge			4		nC
Q_{gd}	Gate-drain charge			22		nC

1. Is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

2. Is defined as a constant equivalent capacitance giving the same storage energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 310 \text{ V}$, $I_D = 2.75 \text{ A}$, $R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$		22		ns
t_r	Rise time		-	12	-	ns
$t_{d(off)}$	Turn-off-delay time				49	ns
t_f	Fall time				20	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		5.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				27	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5.5 \text{ A}$, $V_{GS} = 0$	-		1.5	V
t_{rr}	Reverse recovery time	$I_{SD} = 5.5 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$ (see	-	290		ns
Q_{rr}	Reverse recovery charge			1.9		μC
I_{RRM}	Reverse recovery current			13.5		A
t_{rr}	Reverse recovery time	$I_{SD} = 5.5 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$	-	335		ns
Q_{rr}	Reverse recovery charge			2.4		μC
I_{RRM}	Reverse recovery current			14.5		A

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage ($I_D = 0$)	$I_{gs} = \pm 1 \text{ mA}$	30	-		V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220, I²PAK




Figure 3. Thermal impedance for TO-220, I²PAK




Figure 4. Safe operating area for TO-220FP, I²PAKFP




Figure 5. Thermal impedance for TO-220FP, I²PAKFP




Figure 6. Safe operating area for IPAK




Figure 7. Thermal impedance for IPAK

