

STB5N52K3, STD5N52K3, STF5N52K3 STP5N52K3, STU5N52K3

N-channel 525 V, 1.2 Ω , 4.4 A SuperMESH3™ Power MOSFET
D²PAK, DPAK, TO-220FP, TO-220, IPAK

Features

Order codes	V _{DSS}	R _{DS(on)} max	I _D	P _w
STB5N52K3				70 W
STD5N52K3				70 W
STF5N52K3	525 V	< 1.5 Ω	4.4 A	25 W
STP5N52K3				70 W
STU5N52K3				70 W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

Application

Switching applications

Description

These devices are made using the SuperMESH3™ Power MOSFET technology that is obtained via improvements applied to STMicroelectronics' SuperMESH™ technology combined with a new optimized vertical structure. The resulting product has an extremely low on resistance, superior dynamic performance and high avalanche capability, making it especially suitable for the most demanding applications.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB5N52K3	5N52K3	D ² PAK	Tape and reel
STD5N52K3		DPAK	
STF5N52K3		TO-220FP	
STP5N52K3		TO-220	
STU5N52K3		IPAK	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		TO-220 D ² PAK	DPAK IPAK	TO-220FP	
V_{DS}	Drain- source voltage	525			V
V_{GS}	Gate- source voltage	± 30			V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	4.4		4.4 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	2.77		2.77 ⁽¹⁾	A
$I_{DM}^{(2)}$	Drain current (pulsed)	17.6		17.6 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	70		25	W
I_{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T_J max)	2.2			A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50$ V)	100			mJ
$dv/dt^{(3)}$	Peak diode recovery voltage slope	12			V/ns
V_{ISO}	Insulation withstand voltage (AC)			2500	V
T_J T_{stg}	Operating junction temperature Storage temperature	- 55 to 150			$^\circ\text{C}$

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 4.4$ A, $dI/dt \leq 100$ A/ μs , V_{DS} peak $\leq V_{(\text{BR})DSS}$, $V_{DD} = 80\%$ $V_{(\text{BR})DSS}$.

Table 3. Thermal data

Symbol	Parameter	Value					Unit
		TO-220	D ² PAK	TO-220FP	IPAK	DPAK	
$R_{thj-case}$	Thermal resistance junction-case max.	1.79		5		1.79	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max		62.5		100		$^\circ\text{C}/\text{W}$
$R_{thj-pcb}$	Thermal resistance junction-pcb max.		30			50	$^\circ\text{C}/\text{W}$
T_J	Maximum lead temperature for soldering purpose	300		300			$^\circ\text{C}/\text{W}$

2 Electrical characteristics

(T_{case} =25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	525			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, T _C =125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V; V _{DS} =0			10	μA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 50 μA	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 2.2 A		1.2	1.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0	-	545 45 8	-	pF pF pF
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V _{DS} = 0 to 420 V, V _{GS} = 0	-	33	-	pF
R _g	Gate input resistance	f=1 MHz open drain	-	4.7	-	Ω
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} = 420 V, I _D = 4.4 A, V _{GS} = 10 V	-	17 3 10	-	nC nC nC

1. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 420 \text{ V}$, $I_D = 4.4 \text{ A}$,		9		ns
t_r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$	-	11	-	ns
$t_{d(off)}$	Turn-off-delay time			29		ns
t_f	Fall time			16		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
I_{SD}	Source-drain current		-		4.4	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				17.6	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 4.4 \text{ A}$, $V_{GS} = 0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 4.4 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		210		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	1.3		μC
I_{RRM}	Reverse recovery current			12		A
t_{rr}	Reverse recovery time	$I_{SD} = 4.4 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		240		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	1.6		μC
I_{RRM}	Reverse recovery current	$T_J = 150^\circ\text{C}$		13		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
BV_{GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}$ (open drain)	30	-		V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area TO-220, D²PAK **Figure 3.** Thermal impedance TO-220, D²PAK




Figure 4. Safe operating area TO-220FP




Figure 5. Thermal impedance TO-220FP




Figure 6. Safe operating area DPAK, IPAK




Figure 7. Thermal impedance DPAK, IPAK

