



# STP40NF20 - STF40NF20 STB40NF20 - STW40NF20

N-channel 200V - 0.038Ω -40A- D<sup>2</sup>PAK/TO-220/TO-220FP/TO-247  
Low gate charge STripFET™ Power MOSFET

## Features

Type	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	P <sub>W</sub>
STB40NF20	200V	<0.045Ω	40A	160W
STP40NF20	200V	<0.045Ω	40A	160W
STF40NF20	200V	<0.045Ω	40A	40W
STW40NF20	200V	<0.045Ω	40A	160W

- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability
- Excellent figure of merit (R<sub>DS</sub>\*Q<sub>g</sub>)
- 100% avalanche tested

## Description

This Power MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters.

## Applications

- Switching application




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB40NF20	40NF20	D <sup>2</sup> PAK	Tape & reel
STP40NF20	40NF20	TO-220	Tube
STF40NF20	40NF20	TO-220FP	Tube
STW40NF20	40NF20	TO-247	Tube

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		TO-220 D <sup>2</sup> PAK TO-247	TO-220FP	
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	200		V
V <sub>GS</sub>	Gate- source voltage	± 20		V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	40		A
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100°C	25		A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	160		A
P <sub>tot</sub>	Total dissipation at T <sub>C</sub> = 25°C	160	40	W
	Derating Factor	1.28	0.32	W/°C
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	12		V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1s; T <sub>c</sub> = 25°C)	--	2500	V
T <sub>stg</sub>	Storage temperature	-55 to 150		°C
T <sub>j</sub>	Max. operating junction temperature			

1. Value limited by wire bonding
2. Pulse width limited by safe operating area.
3. I<sub>SD</sub> ≤ 40A, di/dt ≤ 200A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>JMAX</sub>

**Table 2. Thermal data**

Symbol	Parameter	TO-220 D <sup>2</sup> PAK	TO-247	TO-220FP	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.78		3.1	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	50	62.5	°C/W
T <sub>J</sub>	Maximum lead temperature for soldering purpose <sup>(1)</sup>	300			°C

1. for 10 sec. 1.6mm from case

**Table 3. Avalanche characteristics**

Symbol	Parameter	Max value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by T <sub>j</sub> max)	40	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	230	mJ

## 2 Electrical characteristics

( $T_{CASE}=25^{\circ}C$  unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1mA, V_{GS} = 0$	200			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{max ratings}$ $V_{DS} = \text{max ratings}@125^{\circ}C$			1 10	$\mu A$ $\mu A$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20V$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2	3	4	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10V, I_D = 20A$		0.038	0.045	$\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15V, I_D = 20A$		30		S
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25V, f = 1MHz,$ $V_{GS} = 0$		2500 510 78		pF pF pF
$t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 100V, I_D = 20A$ $R_G = 4.7\Omega, V_{GS} = 10V$		20 44 74 22		ns ns ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 160V, I_D = 40A,$ $V_{GS} = 10V$		75 13.2 35.5		nC nC nC

1. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5%.

**Table 6. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}^{(1)}$	Source-drain current Source-drain current (pulsed)				40 160	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 20A, V_{GS} = 0$			1.5	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 20A,$ $di/dt = 100A/\mu s,$ $V_{DD} = 25V$		192 922 9.6		ns nC A
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 20A,$ $di/dt = 100A/\mu s,$ $V_{DD} = 25V, T_j = 150^\circ C$		242 1440 11.9		ns nC A

1. Pulse width limited by safe operating area.
2. Pulsed: Pulse duration = 300  $\mu s$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220/D<sup>2</sup>PAK




Figure 3. Thermal impedance area for TO-220/D<sup>2</sup>PAK




Figure 4. Safe operating area for TO-247




Figure 5. Thermal impedance for TO-247




Figure 6. Safe operating area for TO-220FP




Figure 7. Thermal impedance for TO-220FP

