

N-channel 900 V, 4.1  $\Omega$  typ., 3 A Zener-protected SuperMESH™ Power MOSFET in DPAK, TO-220 and TO-220FP packages

Datasheet – production data

## Features

Order codes	$V_{DS}$	$R_{DS(on)}$	$I_D$	$P_{TOT}$
STD3NK90ZT4	900 V	4.8 $\Omega$	3 A	90 W
STP3NK90Z				25 W
STP3NK90ZFP				

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very good manufacturing repeatability
- Very low intrinsic capacitances




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STD3NK90ZT4	D3NK90Z	DPAK	Tape and reel
STP3NK90Z	P3NK90Z	TO-220	Tube
STP3NK90ZFP	P3NK90ZFP	TO-220FP	

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		DPAK, TO-220	TO-220FP	
$V_{DS}$	Drain-source voltage	900		V
$V_{GS}$	Gate-source voltage	$\pm 30$		V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	3	3 <sup>(1)</sup>	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	1.89	1.89 <sup>(1)</sup>	A
$I_{DM}^{(2)}$	Drain current (pulsed)	12	12 <sup>(1)</sup>	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	90	25	W
	Derating factor	0.72	0.2	W/ $^\circ\text{C}$
$E_{SD}$	Gate-source human body model ( $R=1.5\text{ k}\Omega$ , $C=100\text{ pF}$ )	4		kV
$dv/dt^{(3)}$	Peak diode recovery voltage slope	4.5		V/ns
$V_{ISO}$	Insulation withstand voltage (RMS) from all threeleads to external heat sink ( $t=1\text{ s}; T_c=25^\circ\text{C}$ )		2500	V
$T_j$ $T_{stg}$	Operating junction temperature Storage temperature	-55 to 150		$^\circ\text{C}$

1. Limited by maximum junction temperature
2. Pulse width limited by safe operating area
3.  $I_{SD} \leq 3\text{ A}$ ,  $di/dt \leq 200\text{ A}/\mu\text{s}$ ,  $V_{DD} = 80\%$   $V_{(BR)DSS}$

**Table 3. Thermal data**

Symbol	Parameter	DPAK	TO-220	TO-220FP	Unit
$R_{thj-case}$	Thermal resistance junction-case max	1.38	5		$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-amb max		62.5		$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	50			$^\circ\text{C}$

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu

**Table 4. Avalanche characteristics**

Symbol	Parameter	Max value	Unit
$I_{AR}$	Avalanche current, repetitive or non-repetitive (pulse width limited by $T_{j\max}$ )	3	A
$E_{AS}$	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$ , $I_D=I_{AR}$ , $V_{DD}=50\text{ V}$ )	180	mJ

## 2 Electrical characteristics

(T<sub>case</sub> =25°C unless otherwise specified)

**Table 5. On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	900			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 900 V V <sub>DS</sub> = 900 V, T <sub>j</sub> =125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 50 μA	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.5 A		4.1	4.8	Ω

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> =15 V, I <sub>D</sub> = 1.5 A	-	2.7	-	S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25 V, f=1 MHz, V <sub>GS</sub> =0	-	590 63 13	-	pF pF pF
C <sub>oss eq</sub> <sup>(2)</sup>	Equivalent output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =0 V to 400 V	-	34	-	pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	V <sub>DD</sub> =720 V, I <sub>D</sub> = 3 A V <sub>GS</sub> =10 V see	-	22.7 4.2 12	-	nC nC nC

1. Pulsed: pulse duration = 300μs, duty cycle 1.5%

2. C<sub>oss eq</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80%

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	V <sub>DD</sub> =450 V, I <sub>D</sub> = 1.5 A, R <sub>G</sub> =4.7 Ω, V <sub>GS</sub> =10 V	-	18 7	-	ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	V <sub>DD</sub> =720 V, I <sub>D</sub> = 1.5 A, R <sub>G</sub> =4.7 Ω, V <sub>GS</sub> =10 V	-	45 18	-	ns ns

**Table 8. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM}^{(1)}$	Source-drain current Source-drain current (pulsed)		-		3 12	A A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 3 \text{ A}, V_{GS} = 0$	-		1.6	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 3 \text{ A}, dI/dt = 100\text{A}/\mu\text{s},$ $V_{DD}=40 \text{ V}, T_j=150^\circ\text{C}$	-	510 2.2 8.7		ns $\mu\text{C}$ A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%


**Table 9. Gate-source zener diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS}=\pm 1 \text{ mA}, I_D=0$	30	-	-	V


The built-in back-to-back Zener diodes have been specifically designed to enhance not only the device's ESD capability, but also to make them capable of safely absorbing any voltage transients that may occasionally be applied from gate to source. In this respect, the Zener voltage is appropriate to achieve efficient and cost-effective protection of device integrity. The integrated Zener diodes thus eliminate the need for external components.

## 2.1 Electrical characteristics (curves)


**Figure 2.** Safe operating area for DPAK and TO-220




**Figure 3.** Thermal impedance for DPAK and TO-220




**Figure 4.** Safe operating area for TO-220FP



**Figure 5.** Thermal impedance for TO-220FP



**Figure 6.** Output characteristics



**Figure 7.** Transfer characteristics

