

STFV3N150 , STFW3N150 STP3N150, STW3N150

N-channel 1500 V, 6 Ω , 2.5 A, PowerMESH™ Power MOSFET
TO-220, TO-220FH, TO-247, TO-3PF

Features

Type	V _{DSS}	R _{DS(on)} max	I _D	P _w
STFV3N150	1500 V	< 9 Ω	2.5 A	30 W
STFW3N150 ⁽¹⁾	1500 V	< 9 Ω	2.5 A	83 W
STP3N150	1500 V	< 9 Ω	2.5 A	140 W
STW3N150	1500 V	< 9 Ω	2.5 A	140 W

1. All data which refers solely to the TO-3PF package is preliminary
- 100% avalanche tested
 - Intrinsic capacitances and Qg minimized
 - High speed switching
 - Fully isolated TO-3PF and TO-220FH plastic packages
 - Creepage distance path is 5.4 mm (typ.) for TO-3PF
 - Creepage distance path is > 4 mm for TO-220FH

Application

- Switching applications

Description

Using the well consolidated high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of very high voltage Power MOSFETs with outstanding performances. The strengthened layout coupled with the company's proprietary edge termination structure, gives the lowest R_{DS(on)} per area, unrivalled gate charge and switching characteristics.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STFV3N150	3N150	TO-220FH	Tube
STFW3N150	3N150	TO-3PF	Tube
STP3N150	3N150	TO-220	Tube
STW3N150	3N150	TO-247	Tube





Figure 1. Internal schematic diagram



1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		TO-220, TO-247	TO-220FH	TO-3PF	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)		1500		V
V_{GS}	Gate-source voltage		± 30		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	2.5	2.5 ⁽¹⁾	2.5 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	1.6	1.6 ⁽¹⁾	1.6 ⁽¹⁾	A
$I_{DM}^{(2)}$	Drain current (pulsed)	10	10 ⁽¹⁾	10 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	140	30	83	W
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}; T_C=25^\circ\text{C}$)		2500	TBD	V
	Derating factor	1.12	0.24	0.67	W/ $^\circ\text{C}$
T_{stg}	Storage temperature		-50 to 150		$^\circ\text{C}$
T_j	Max. operating junction temperature		150		$^\circ\text{C}$

1. Limited by maximum temperature allowed

2. Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	TO-220	TO-247	TO-220FH	TO-3PF	Unit
$R_{thj-case}$	Thermal resistance junction-case max	0.89		4.17	1.5	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5	50	62.5	50	$^\circ\text{C}/\text{W}$
T_j	Maximum lead temperature for soldering purpose			300		$^\circ\text{C}/\text{W}$

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	2.5	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	450	mJ

2 Electrical characteristics

($T_{case} = 25^\circ C$ unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	1500			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$ $V_{DS} = \text{Max rating}, T_C=125^\circ C$			10 500	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 30 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 1.3 \text{ A}$		6	9	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 30 \text{ V}, I_D = 1.3 \text{ A}$		2.6		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		939 102 13.2		pF pF pF
$C_{oss \text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{DS}=0 \text{ to } 1200 \text{ V}, V_{GS} = 0$		100		pF
R_g	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain		4		Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 1200 \text{ V}, I_D = 2.5 \text{ A}, V_{GS} = 10 \text{ V}$		29.3 4.6 17		nC nC nC

1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_{d(on)}$	Turn-on delay time			24		ns
t_r	Rise time	$V_{DD} = 750 \text{ V}$, $I_D = 1.25 \text{ A}$,		47		ns
$t_{d(off)}$	Turn-off-delay time	$R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$		45		ns
t_f	Fall time			61		ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
I_{SD}	Source-drain current				2.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				10	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 2.5 \text{ A}$, $V_{GS} = 0$			1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 2.5 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		410		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$		2.4		μC
I_{RRM}	Reverse recovery current			11.7		A
t_{rr}	Reverse recovery time	$I_{SD} = 2.5 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$		540		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$		3.3		μC
I_{RRM}	Reverse recovery current			12.3		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220




Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for TO-220FH




Figure 5. Thermal impedance for TO-220FH




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

