STD2N105K5, STP2N105K5, STU2N105K5

N-channel 1050 V, 6 Ω typ., 1.5 A MDmesh™ K5 Power MOSFETs in DPAK, TO-220 and IPAK packages

Datasheet - production data



Figure 1. Internal schematic diagram



Features

Order codes	V_{DS}	$R_{DS(on)}$ max	I_D	P_{TOT}
STD2N105K5	1050 V	8 Ω	1.5 A	60 W
STP2N105K5				
STU2N105K5				

- Industry's lowest $R_{DS(on)}$ x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STD2N105K5	2N105K5	DPAK	Tape and reel
STP2N105K5		TO-220	Tube
STU2N105K5		IPAK	

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate- source voltage	±30	V
I_D	Drain current (continuous) at T_C = 25 °C	1.5	A
I_D	Drain current (continuous) at T_C = 100 °C	0.95	A
I_{DM}(1)	Drain current (pulsed)	6	A
P_{TOT}	Total dissipation at T_C = 25 °C	60	W
I_{AR}	Max current during repetitive or single pulse avalanche	0.5	A
E_{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D=0.5 A, V_{DD}= 50 V)	90	mJ
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt(3)	MOSFET dv/dt ruggedness	50	V/ns
T_j T_{stg}	Operating junction temperature Storage temperature	-55 to 150	°C

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 1.5$ A, di/dt $\leq$ 100 A/µs, $V_{DS(peak)} \leq V_{(BR)DSS}$.
3. $V_{DS} \leq 840$ V

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case max	2.08	°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-ambient max	62.50	°C/W

2 Electrical characteristics

(Tcase =25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	I_D = 1 mA, V_{GS} = 0	1050			V
I_{DSS}	Zero gate voltage, drain current (V_{GS} = 0)	V_{DS} = 1050 V			1	µA
		V_{DS} = 1050 V, T_C=125 °C			50	µA
I_{GSS}	Gate-body leakage current	V_{GS} = ± 20 V; V_{DS}=0			±10	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 100 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 0.75 A		6	8	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} =100 V, f=1 MHz, V_{GS}=0	-	115	-	pF
C_{oss}	Output capacitance		-	15	-	pF
C_{rss}	Reverse transfer capacitance		-	0.5	-	pF
$C_{o(tr)}$(1)	Equivalent capacitance time related	V_{GS} = 0, V_{DS} = 0 to 840 V	-	17	-	pF
$C_{o(er)}$(2)	Equivalent capacitance energy related		-	6	-	pF
R_G	Intrinsic gate resistance	f = 1 MHz open drain	-	20	-	Ω
Q_g	Total gate charge	V_{DD} = 840 V, I_D = 1.5 A V_{GS} =10 V	-	10	-	nC
Q_{gs}	Gate-source charge		-	1.5	-	nC
Q_{gd}	Gate-drain charge		-	8	-	nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}
2. energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD} = 525 V, I_D = 0.75 A, R = 4.7 Ω, V = 10 V	-	14.5	-	ns
t_r	Rise time		-	8.5	-	ns
$t_{d(off)}$	Turn-off-delay time		-	35	-	ns
t_f	Fall time		-	38.5	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
I_{SD}	Source-drain current		-		1.5	A
I_{SDM} (1)	Source-drain current (pulsed)		-		6	A
V_{SD} (2)	Forward on voltage	I_{SD} = 1.5 A, V_{GS} = 0	-		1.5	V
t_{rr}	Reverse recovery time	I_{SD} = 1.5 A, di/dt = 100 A/µs V_{DD}= 60 V	-	326		ns
Q_{rr}	Reverse recovery charge		-	1.19		µC
I_{RRM}	Reverse recovery current		-	7.3		A
t_{rr}	Reverse recovery time	I_{SD} = 1.5 A, di/dt = 100 A/µs V_{DD}= 60 V T_J = 150 °C	-	525		ns
Q_{rr}	Reverse recovery charge		-	1.83		µC
I_{RRM}	Reverse recovery current		-	7		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 µs, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Typ.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_D=0	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for DPAK and IPAK



Figure 3. Thermal impedance for DPAK and IPAK



Figure 4. Safe operating area for TO-220



Figure 5. Thermal impedance for TO-220



Figure 6. Output characteristics



Figure 7. Transfer characteristics