

STH270N8F7-2, STH270N8F7-6, STP270N8F7

N-channel 80 V, 0.0017 Ω typ., 180 A, STripFET™ VII DeepGATE Power MOSFETs in H²PAK-2, H²PAK-6 and TO-220 packages

Datasheet – production data





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)} max	I _D
STH270N8F7-2	80 V	0.0021 Ω	180 A
STH270N8F7-6		0.0025 Ω	
STP270N8F7			

- Ultra low on-resistance
- 100% avalanche tested

Applications

- Switching applications

Description

These devices are N-channel Power MOSFETs developed using the 7th generation of STripFET™ DeepGATE™ technology, with a new gate structure. The resulting Power MOSFET exhibits the lowest R_{DS(on)} in all packages.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STH270N8F7-2	270N8F7	H ² PAK-2	Tape and reel
STH270N8F7-6		H ² PAK-6	
STP270N8F7		TO-220	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	80	V
V_{GS}	Gate-source voltage	± 20	V
$I_D^{(1)}$	Drain current (continuous)	180	A
$I_D^{(1)}$	Drain current (continuous) at $T_C = 100^\circ C$	180	A
$I_{DM}^{(2)}$	Drain current (pulsed)	720	A
$P_{TOT}^{(3)}$	Total dissipation at $T_C = 25^\circ C$	315	W
$E_{AS}^{(4)}$	Single pulse avalanche energy	1.16	J
T_J	Operating junction temperature	-55 to 175	$^\circ C$
T_{stg}	Storage temperature		$^\circ C$

1. Limited by package
2. Pulse width limited by safe operating area
3. This value is rated according to R_{thj-c}
4. Starting $T_j = 25^\circ C$, $I_d = 65 A$, $V_{dd} = 50 V$

Table 3. Thermal resistance

Symbol	Parameter	Value		Unit
		H^2PAK-2 , H^2PAK-6	TO-220	
$R_{thj-case}$	Thermal resistance junction-case	0.48		$^\circ C/W$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	35		$^\circ C/W$
$R_{thj-amb}$	Thermal resistance junction-ambient max		62.5	$^\circ C/W$

1. When mounted on FR-4 board of 1 inch², 2oz Cu

2 Electrical characteristics

($T_{CASE}=25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage ($V_{GS}=0$)	$I_D = 250\text{ }\mu\text{A}$	80			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 80\text{ V}$ $V_{DS} = 80\text{ V}; T_C=125\text{ }^{\circ}\text{C}$			10 100	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = +20\text{ V}$			100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS}=V_{GS}, I_D = 250\text{ }\mu\text{A}$	2		4	V
$R_{DS(on)}$	Static drain-source on-resistance	For H ² PAK-2, H ² PAK-6: $V_{GS}= 10\text{ V}, I_D= 90\text{ A}$		0.0017	0.0021	Ω
		For TO-220: $V_{GS}= 10\text{ V}, I_D= 90\text{ A}$		0.0021	0.0025	

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50\text{ V}, f=1\text{ MHz},$ $V_{GS}=0$	-	13600	-	pF
C_{oss}	Output capacitance		-	2050	-	pF
C_{rss}	Reverse transfer capacitance		-	236	-	pF
Q_g	Total gate charge	$V_{DD}=40\text{ V}, I_D = 180\text{ A}$ $V_{GS}=10\text{ V}$	-	193	-	nC
Q_{gs}	Gate-source charge		-	96	-	nC
Q_{gd}	Gate-drain charge		-	46	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=40\text{ V}, I_D = 90\text{ A},$ $R_G=4.7\text{ }\Omega, V_{GS}= 10\text{ V}$	-	56	-	ns
t_r	Rise time		-	180	-	ns
$t_{d(off)}$	Turn-off delay time		-	98	-	ns
t_f	Fall time		-	42	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current		-		180	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		720	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 90 \text{ A}, V_{GS}=0$	-		1.2	V
t_{rr}	Reverse recovery time	$I_{SD} = 180 \text{ A},$ $di/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD}=64 \text{ V}, T_j=150 \text{ }^\circ\text{C}$	-	78		ns
Q_{rr}	Reverse recovery charge		-	182		nC
I_{RRM}	Reverse recovery current		-	4.7		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300μs, duty cycle 1.5%