

STB23NM60N-STF23NM60N STI23NM60N-STP23NM60N-STW23NM60N

N-channel 600 V - 0.150 Ω - 19 A - D²PAK - I²PAK - TO-220/FP
TO-247, second generation MDmesh™ Power MOSFET

Features

Type	V_{DSS} (@T _{jmax})	$R_{DS(on)}$ max	I_D
STB23NM60N	650 V	0.180 Ω	19 A
STI23NM60N			19 A
STF23NM60N			19 A ⁽¹⁾
STP23NM60N			19 A
STW23NM60N			19 A

1. Limited only by maximum temperature allowed

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Application

- Switching applications

Description

This series of devices is designed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STB23NM60N	23NM60N	D ² PAK	Tape and reel
STI23NM60N	23NM60N	I ² PAK	Tube
STF23NM60N	23NM60N	TO-220FP	Tube
STP23NM60N	23NM60N	TO-220	Tube
STW23NM60N	23NM60N	TO-247	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		D ² PAK/I ² PAK TO-220/TO-247	TO-220FP	
V _{DS}	Drain-source voltage ($V_{GS}=0$)	600		V
V _{GS}	Gate-source voltage	± 25		V
I _D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	19	19 ⁽¹⁾	A
I _D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	11.7	11.7 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	76	76 ⁽¹⁾	A
P _{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	150	35	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t = 1 \text{ s}; T_C = 25^\circ\text{C}$)	--	2500	V
T _{stg}	Storage temperature	-55 to 150		°C
T _j	Max. operating junction temperature	150		°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 19 \text{ A}, dI/dt \leq 400 \text{ A}/\mu\text{s}, V_{DD} = 80\% V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	TO-220	I ² PAK	TO-247	D ² PAK	TO-220FP	Unit
R _{thj-case}	Thermal resistance junction-case max	0.83		3.6		°C/W	
R _{thj-amb}	Thermal resistance junction-amb max	62.5		50	--	62.5	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max	--	--	--	30	--	°C/W
T _I	Maximum lead temperature for soldering purposes	300				°C	

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I_{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	9	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ C$, $I_D = I_{AS}$, $V_{DD} = 50 V$)	700	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
$dv/dt^{(1)}$	Drain-source voltage slope	$V_{DD} = 480 \text{ V}, I_D = 19 \text{ A}, V_{GS} = 10 \text{ V}$		30		V/ns
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}, V_{DS} = \text{Max rating, @ } 125^{\circ}\text{C}$			1 100	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 9.5 \text{ A}$		0.150	0.180	Ω

1. Characteristic value at turn off on inductive load

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15 \text{ V}, I_D = 9.5 \text{ A}$		17		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		2050 140 8		pF pF pF
$C_{oss \text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$		260		pF
R_g	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain		4		Ω
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480 \text{ V}, I_D = 19 \text{ A}$ $V_{GS} = 10 \text{ V}$		60 10 30		nC nC nC

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}$, $I_D = 9.5 \text{ A}$,		25		ns
t_r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 \text{ V}$		15		ns
$t_{d(off)}$	Turn-off delay time			90		ns
t_f	Fall time			36		ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current			19		A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)			76		A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 19 \text{ A}$, $V_{GS}=0$			1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 19 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$,		470		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 100 \text{ V}$		7		μC
I_{RRM}	Reverse recovery current			29		A
t_{rr}	Reverse recovery time	$V_{DD} = 100 \text{ V}$		600		ns
Q_{rr}	Reverse recovery charge	$dI/dt = 100 \text{ A}/\mu\text{s}$, $I_{SD} = 19 \text{ A}$		9		μC
I_{RRM}	Reverse recovery current	$T_j = 150 \text{ }^\circ\text{C}$		29		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220 - D²PAK - I²PAK




Figure 3. Thermal impedance for TO-220 - D²PAK - I²PAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

