

# STB18NM80, STF18NM80, STP18NM80, STW18NM80

N-channel 800 V, 0.25  $\Omega$  17 A, MDmesh™ Power MOSFET  
in D<sup>2</sup>PAK, TO-220FP, TO-220 and TO-247 packages

Datasheet — production data

## Features

Order codes	$V_{DSS}$	$R_{DS(on)}$ max	$I_D$
STB18NM80	800 V	< 0.295 $\Omega$	17 A
STF18NM80	800 V	< 0.295 $\Omega$	17 A <sup>(1)</sup>
STP18NM80	800 V	< 0.295 $\Omega$	17 A
STW18NM80	800 V	< 0.295 $\Omega$	17 A

1. Limited only by maximum temperature allowed
- 100% avalanche tested
  - Low input capacitance and gate charge
  - Low gate input resistance





Figure 1. Internal schematic diagram



## Application

- Switching applications

## Description

These N-channel Power MOSFETs are developed using STMicroelectronics' revolutionary MDmesh™ technology, which associates the multiple drain process with the company's PowerMESH™ horizontal layout. These devices offer extremely low on-resistance, high dv/dt and excellent avalanche characteristics. Utilizing ST's proprietary strip technique, these Power MOSFETs boast an overall dynamic performance which is superior to similar products on the market.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STB18NM80	18NM80	D <sup>2</sup> PAK	Tape and reel
STF18NM80		TO-220FP	
STP18NM80		TO-220	Tube
STW18NM80		TO-247	

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value				Unit
		TO-220	D <sup>2</sup> PAK	TO-247	TO-220FP	
$V_{DS}$	Drain-source voltage	800				V
$V_{GS}$	Gate-source voltage	$\pm 30$				V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	17		17 <sup>(1)</sup>		A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	10.71		10.71 <sup>(1)</sup>		A
$I_{DM}^{(2)}$	Drain current (pulsed)	68		68 <sup>(1)</sup>		A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	190		40		W
$V_{ISO}$	Insulation withstand voltage (RMS) from all three leads to external heat sink ( $t = 1\text{ s}; T_C = 25^\circ\text{C}$ )			2500		V
$T_{stg}$	Storage temperature	-65 to 150				$^\circ\text{C}$
$T_j$	Max. operating junction temperature	150				$^\circ\text{C}$

1. Limited only by maximum temperature allowed

2. Pulse width limited by safe operating area

**Table 3. Thermal data**

Symbol	Parameter	Value				Unit
		TO-220	D <sup>2</sup> PAK	TO-247	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case	0.66		3.13		$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-amb	62.5		50	62.5	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}$	Thermal resistance junction-pcb		30			$^\circ\text{C}/\text{W}$
$T_I$	Maximum lead temperature for soldering purpose	300				$^\circ\text{C}$

**Table 4. Avalanche characteristics**

Symbol	Parameter	Max value	Unit
$I_{AS}$	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j$ max)	4	A
$E_{AS}$	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$ , $I_D = I_{AS}$ , $V_{DD} = 50\text{ V}$ )	600	mJ

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified)

**Table 5. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	800			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = 800 \text{ V}, V_{DS} = 800 \text{ V}, T_c = 125^\circ\text{C}$			10 100	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 30 \text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}$		0.25	0.295	$\Omega$

**Table 6. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15 \text{ V}, I_D = 8.5 \text{ A}$	-	14	-	S
$C_{iss}$ $C_{oss}$ $C_{rss}$	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$	-	2070 210 29	-	pF pF pF
$C_{oss \text{ eq.}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 640 \text{ V}$	-	316	-	pF
$R_G$	Gate input resistance	$f = 1 \text{ MHz}$ Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain	-	4	-	$\Omega$
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 640 \text{ V}, I_D = 17 \text{ A}$ $V_{GS} = 10 \text{ V}$	-	70 13 40	-	nC nC nC

1. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%

2.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

**Table 7. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400 \text{ V}$ , $I_D = 8.5 \text{ A}$ ,		18		ns
$t_r$	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$	-	28	-	ns
$t_{d(off)}$	Turn-off delay time			96	-	ns
$t_f$	Fall time			50	-	ns


**Table 8. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		17	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				68	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 17 \text{ A}$ , $V_{GS} = 0$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 17 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $V_{DD} = 100 \text{ V}$ ,		618		ns
$Q_{rr}$	Reverse recovery charge		-	9.6		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current			31.2		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 17 \text{ A}$ ,		822		ns
$Q_{rr}$	Reverse recovery charge	$dI/dt = 100 \text{ A}/\mu\text{s}$ ,	-	13		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	$V_{DD} = 100 \text{ V}$ , $T_j=150^\circ\text{C}$		31.8		A


1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)


**Figure 2.** Safe operating area for TO-220, D<sup>2</sup>PAK




**Figure 3.** Thermal impedance for TO-220, D<sup>2</sup>PAK




**Figure 4.** Safe operating area for TO-247



**Figure 5.** Thermal impedance for TO-247



**Figure 6.** Safe operating area for TO-220FP



**Figure 7.** Thermal impedance for TO-220FP

