

# STP14NK60Z - STP14NK60ZFP STB14NK60Z/-1 - STW14NK60Z

N-CHANNEL 600V - 0.45Ω - 13.5A TO-220/FP-D²/l²PAK-TO-247 Zener-Protected SuperMESH™ MOSFET

**Table 1: General Features** 

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	Pw
STP14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W
STP14NK60ZFP	600 V	< 0.5 Ω	13.5 A	40 W
STB14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W
STB14NK60Z-1	600 V	< 0.5 Ω	13.5 A	160 W
STW14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W

- TYPICAL  $R_{DS}(on) = 0.45 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING

Figure 1: Package





Figure 2: Internal Schematic Diagram



**Table 2: Order Codes** 

Part Number	Part Number Marking		Packaging
STP14NK60Z	P14NK60Z	TO-220	TUBE
STP14NK60ZFP	P14NK60ZFP	TO-220FP	TUBE
STB14NK60ZT4	B14NK60Z	D²PAK	TAPE & REEL
STB14NK60Z-1	B14NK60Z	I²PAK	TUBE
STW14NK60Z	W14NK60Z	TO-247	TUBE

**Table 3: Absolute Maximum ratings** 

Symbol	Parameter	Valu	е	Unit
		TO-220/D²PAK/I²PAK TO-247	TO-220FP	
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	600	)	V
$V_{DGR}$	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	600	)	V
$V_{GS}$	Gate-source Voltage	± 30	)	V
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	13.5	13.5 13.5 (*)	
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	8.5	8.5 (*)	Α
I <sub>DM</sub> (•)	Drain Current (pulsed)	54	54 (*)	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	160	160 40	
	Derating Factor	1.28	0.32	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD (HBM-C= 100pF, R= 1.5kΩ)	400	4000	
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns
V <sub>ISO</sub>	Insulation Winthstand Voltage (DC)	2500		V
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to	-55 to 150	

<sup>(•)</sup> Pulse width limited by safe operating area

**Table 4: Thermal Data** 

		TO-220/D <sup>2</sup> PAK/I <sup>2</sup> PAK TO-247	TO-220FP	Unit
Rthj-case	Thermal Resistance Junction-case Max	0.78	3.1	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	50	°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300		°C

### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	12	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	300	mJ

### **Table 6: Gate-Source Zener Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate source Breakdown Voltage	I <sub>gs</sub> = ± 1 mA (Open Drain)	30			V

### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>(1)</sup>  $I_{SD} \le 13.5A$ ,  $di/dt \le 200 A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_j \le T_{JMAX}$ .

<sup>(\*)</sup> Limited only by maximum temperature allowed

# STP14NK60Z - STP14NK60ZFP - STB14NK60Z - STB14NK60Z-1 - STW14NK60Z

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED)

## Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1$ mA, $V_{GS} = 0$	600			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 30V			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu\text{A}$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6 A		0.45	0.5	Ω

## **Table 8: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V <sub>,</sub> I <sub>D</sub> = 6 A		11		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$ , $f = 1$ MHz, $V_{GS} = 0$		2220 240 57		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 480V$		122		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$V_{DD} = 300 \text{ V}, I_D = 6 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 21)		26 18 62 13		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 480V, I_{D} = 12 A,$ $V_{GS} = 10V$ (see, Figure 24)		75 13.2 38.6		nC nC nC

### **Table 9: Source Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				12 48	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 12 A, di/dt = 100 A/µs $V_{DD}$ = 50 V, $T_j$ = 25°C (see test circuit, Figure 22)		490 4.7 19.3		ns µC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 12 A, di/dt = 100 A/µs $V_{DD}$ = 50 V, $T_j$ = 150°C (see test circuit, Figure 22)		664 6.8 20.5		ns µC A

<sup>(1)</sup> Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

<sup>(2)</sup> Pulse width limited by safe operating area.

<sup>(3)</sup> Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Figure 3: Safe Operating Area For TO-220/ D<sup>2</sup>PAK/I<sup>2</sup>PAK




Figure 4: Safe Operating Area For TO-220FP




Figure 5: Safe Operating Area For TO-247




Figure 6: Thermal Impedance For TO-220/ D2PAK/I2PAK




Figure 7: Thermal Impedance For TO-220FP




Figure 8: Thermal Impedance For TO-247

