

STP14NK60Z - STP14NK60ZFP STB14NK60Z/-1 - STW14NK60Z

N-CHANNEL 600V - 0.45Ω - 13.5A TO-220/FP-D²/I²PAK-TO-247
Zener-Protected SuperMESH™ MOSFET

Table 1: General Features

TYPE	V _{DS}	R _{DS(on)}	I _D	P _w
STP14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W
STP14NK60ZFP	600 V	< 0.5 Ω	13.5 A	40 W
STB14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W
STB14NK60Z-1	600 V	< 0.5 Ω	13.5 A	160 W
STW14NK60Z	600 V	< 0.5 Ω	13.5 A	160 W

- TYPICAL R_{DS(on)} = 0.45 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATABILITY

DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING

Figure 1: Package




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

Part Number	Marking	Package	Packaging
STP14NK60Z	P14NK60Z	TO-220	TUBE
STP14NK60ZFP	P14NK60ZFP	TO-220FP	TUBE
STB14NK60ZT4	B14NK60Z	D ² PAK	TAPE & REEL
STB14NK60Z-1	B14NK60Z	I ² PAK	TUBE
STW14NK60Z	W14NK60Z	TO-247	TUBE

Table 3: Absolute Maximum ratings

Symbol	Parameter	Value		Unit
		TO-220/D ² PAK/I ² PAK TO-247	TO-220FP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600		V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	600		V
V _{GS}	Gate-source Voltage	± 30		V
I _D	Drain Current (continuous) at T _C = 25°C	13.5	13.5 (*)	A
I _D	Drain Current (continuous) at T _C = 100°C	8.5	8.5 (*)	A
I _{DM} (•)	Drain Current (pulsed)	54	54 (*)	A
P _{TOT}	Total Dissipation at T _C = 25°C	160	40	W
	Derating Factor	1.28	0.32	W/°C
V _{ESD(G-S)}	Gate source ESD (HBM-C= 100pF, R= 1.5kΩ)	4000		V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns
V _{ISO}	Insulation Withstand Voltage (DC)	--	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150		°C

(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 13.5A, di/dt ≤ 200 A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.

(*) Limited only by maximum temperature allowed

Table 4: Thermal Data

		TO-220/D ² PAK/I ² PAK TO-247	TO-220FP	Unit
R _{thj-case}	Thermal Resistance Junction-case Max	0.78	3.1	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient Max	62.5	50	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose	300		°C

Table 5: Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	12	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	300	mJ

Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{GSO}	Gate source Breakdown Voltage	I _{gs} = ± 1 mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}\text{C}$ UNLESS OTHERWISE SPECIFIED)

Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 1\text{mA}$, $V_{GS} = 0$	600			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}$, $T_C = 125^{\circ}\text{C}$			1 50	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 30\text{V}$			± 10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 100\ \mu\text{A}$	3	3.75	4.5	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10\text{V}$, $I_D = 6\ \text{A}$		0.45	0.5	Ω

Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs} (1)$	Forward Transconductance	$V_{DS} = 15\ \text{V}$, $I_D = 6\ \text{A}$		11		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25\text{V}$, $f = 1\ \text{MHz}$, $V_{GS} = 0$		2220 240 57		pF pF pF
$C_{oss\ eq.} (3)$	Equivalent Output Capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V to } 480\text{V}$		122		pF
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	$V_{DD} = 300\ \text{V}$, $I_D = 6\ \text{A}$, $R_G = 4.7\ \Omega$, $V_{GS} = 10\ \text{V}$ (Resistive Load see, Figure 21)		26 18 62 13		ns ns ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 480\text{V}$, $I_D = 12\ \text{A}$, $V_{GS} = 10\text{V}$ (see, Figure 24)		75 13.2 38.6		nC nC nC

Table 9: Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM} (2)$	Source-drain Current Source-drain Current (pulsed)				12 48	A A
$V_{SD} (1)$	Forward On Voltage	$I_{SD} = 12\ \text{A}$, $V_{GS} = 0$			1.6	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 12\ \text{A}$, $di/dt = 100\ \text{A}/\mu\text{s}$ $V_{DD} = 50\ \text{V}$, $T_J = 25^{\circ}\text{C}$ (see test circuit, Figure 22)		490 4.7 19.3		ns μC A
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 12\ \text{A}$, $di/dt = 100\ \text{A}/\mu\text{s}$ $V_{DD} = 50\ \text{V}$, $T_J = 150^{\circ}\text{C}$ (see test circuit, Figure 22)		664 6.8 20.5		ns μC A

(1) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

(2) Pulse width limited by safe operating area.

(3) $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Figure 3: Safe Operating Area For TO-220/
D²PAK/I²PAK




Figure 4: Safe Operating Area For TO-220FP




Figure 5: Safe Operating Area For TO-247




Figure 6: Thermal Impedance For TO-220/
D²PAK/I²PAK




Figure 7: Thermal Impedance For TO-220FP




Figure 8: Thermal Impedance For TO-247

