


STP13NK60Z/FP, STB13NK60Z STB13NK60Z-1, STW13NK60Z

**N-CHANNEL 600V-0.48Ω-13A TO-220/FP/D²PAK/I²PAK/TO-247
Zener-Protected SuperMESH™ Power MOSFET**

TYPE	V _{DSS}	R _{DS(on)}	I _D	P _w
STP13NK60Z	600 V	< 0.55 Ω	13 A	150 W
STP13NK60ZFP	600 V	< 0.55 Ω	13 A	35 W
STB13NK60Z	600 V	< 0.55 Ω	13 A	150 W
STB13NK60Z-1	600 V	< 0.55 Ω	13 A	150 W
STW13NK60Z	600 V	< 0.55 Ω	13 A	150 W

- TYPICAL R_{DS(on)} = 0.48 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATABILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING

INTERNAL SCHEMATIC DIAGRAM



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP13NK60Z	P13NK60Z	TO-220	TUBE
STP13NK60ZFP	P13NK60ZFP	TO-220FP	TUBE
STB13NK60ZT4	B13NK60Z	D ² PAK	TAPE & REEL
STB13NK60Z	B13NK60Z	D ² PAK	TUBE (ONLY UNDER REQUEST)
STB13NK60Z-1	B13NK60Z	I ² PAK	TUBE
STW13NK60Z	W13NK60Z	TO-247	TUBE

STP13NK60Z, STP13NK60ZFP, STB13NK60Z, STB13NK60Z-1, STW13NK60Z

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		STP13NK60Z STB13NK60Z-1 STW13NK60Z	STP13NK60ZFP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	600		V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	600		V
V _{GS}	Gate- source Voltage	± 30		V
I _D	Drain Current (continuous) at T _C = 25°C	13	13 (*)	A
I _D	Drain Current (continuous) at T _C = 100°C	8.2	8.2 (*)	A
I _{DM} (•)	Drain Current (pulsed)	52	52 (*)	A
P _{TOT}	Total Dissipation at T _C = 25°C	150	35	W
	Derating Factor	1.20	0.27	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	4000		V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns
V _{ISO}	Insulation Withstand Voltage (DC)	-	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 150		°C

(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 13 A, di/dt ≤ 200A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.

(*) Limited only by maximum temperature allowed

THERMAL DATA

		TO-220 I ² PAK TO-247	D ² PAK	TO-220FP	
R _{thj-case}	Thermal Resistance Junction-case Max	0.83		3.6	°C/W
R _{thj-pcb}	Thermal Resistance Junction-pcb Max (#)		60		°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient Max		62.5		°C/W
T _I	Maximum Lead Temperature For Soldering Purpose		300		°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	10	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	400	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	I _{GS} =± 1mA (Open Drain)	30			V

(#) When mounted on minimum Footprint

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

STP13NK60Z, STP13NK60ZFP, STB13NK60Z, STB13NK60Z-1, STW13NK60Z

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^\circ\text{C}$ UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}, T_C = 125^\circ\text{C}$			1 50	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static Drain-source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$		0.48	0.55	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_f(1)$	Forward Transconductance	$V_{DS} = 8 \text{ V}, I_D = 5 \text{ A}$		11		S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		2030 210 48		pF pF pF
$C_{oss \text{ eq. } (3)}$	Equivalent Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 480 \text{ V}$		125		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 300 \text{ V}, I_D = 5 \text{ A}$ $R_G = 4.7\Omega, V_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		22 14		ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 480 \text{ V}, I_D = 10 \text{ A},$ $V_{GS} = 10 \text{ V}$		66 11 33	92	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ t_f	Turn-off Delay Time Fall Time	$V_{DD} = 300 \text{ V}, I_D = 5 \text{ A}$ $R_G = 4.7\Omega, V_{GS} = 10 \text{ V}$ (Resistive Load see, Figure 3)		61 12		ns ns
$t_{r(Voff)}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 480 \text{ V}, I_D = 10 \text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10 \text{ V}$ (Inductive Load see, Figure 5)		10 9 20		ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM(2)}$	Source-drain Current Source-drain Current (pulsed)				10 40	A A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 10 \text{ A}, V_{GS} = 0$			1.6	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 10 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 35 \text{ V}, T_j = 150^\circ\text{C}$ (see test circuit, Figure 5)		570 4.5 16		ns μC A


Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


3. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

STP13NK60Z, STP13NK60ZFP, STB13NK60Z, STB13NK60Z-1, STW13NK60Z


Safe Operating Area For TO-220/D²PAK/I²PAK




Thermal Impedance For TO-220/D²PAK/I²PAK




Safe Operating Area For TO-220FP



Thermal Impedance For TO-220FP



Safe Operating Area For TO-247



Thermal Impedance For TO-247

