

STF13NK50Z STP13NK50Z, STW13NK50Z

N-channel 500 V, 0.40 Ω , 11 A TO-220, TO-220FP, TO-247
Zener-protected SuperMESH™ Power MOSFET

Features

Type	V_{DSS}	$R_{DS(on)}$ max	I_D	P_w
STF13NK50Z	500 V	<0.48 Ω	11 A	30 W
STP13NK50Z	500 V	<0.48 Ω	11 A	140 W
STW13NK50Z	500 V	<0.48 Ω	11 A	140 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability




Figure 1. Internal schematic diagram

Applications

- Switching application

Description

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF13NK50Z	F13NK50Z	TO-220FP	Tube
STP13NK50Z	P13NK50Z	TO-220	Tube
STW13NK50Z	W13NK50Z	TO-247	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220, TO-247	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	500		V
V_{GS}	Gate-source voltage	± 30		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	11	11 ⁽¹⁾	A
I_D	Drain current (continuous) at $T_C=100^\circ\text{C}$	6.93	6.93 ⁽¹⁾	A
$I_{DM}^{(2)}$	Drain current (pulsed)	44	44 ⁽¹⁾	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	140	30	W
	Derating factor	1.12	0.24	W/ $^\circ\text{C}$
$dv/dt^{(3)}$	Peak diode recovery voltage slope	4.5		V/ns
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}; T_C = 25^\circ\text{C}$)		2500	V
T_J T_{stg}	Operating junction temperature Storage temperature	-55 to 150		$^\circ\text{C}$

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 11\text{ A}$, $dI/dt \leq 200\text{ A}/\mu\text{s}$, $V_{DD} \leq 80\%$ $V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		TO-220	TO-247	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case max	0.89		4.17	$^\circ\text{C/W}$
R_{thj-a}	Thermal resistance junction-ambient max	62.5	50	62.5	$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose	300			$^\circ\text{C}$

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_J Max)	11	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD}= 50\text{ V}$)	240	mJ

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	500			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$, $V_{DS} = \text{Max rating}$, $T_C = 125^\circ\text{C}$			1 50	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 6.5 \text{ A}$		0.4	0.48	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15 \text{ V}, I_D = 6.5 \text{ A}$		8.5		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$, $V_{GS} = 0$		1600 200 45		pF pF pF
$C_{oss \text{ eq}}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ V to } 400 \text{ V}$		50		pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 400 \text{ V}, I_D = 13 \text{ A}$ $V_{GS} = 10 \text{ V}$		47 9 28		nC nC nC
R_g	Intrinsic gate resistance	f= 1 MHz open drain		2.3		Ω

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%

2. $C_{oss \text{ eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on delay time Rise time	$V_{DD} = 400 \text{ V}, I_D = 6.5 \text{ A}$, $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$		18 23		ns ns
$t_{d(off)}$ t_f	Turn-off delay time Fall time			61 24		ns ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current				11	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				44	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=11\text{ A}, V_{GS}=0$			1.6	V
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}=6.5\text{ A},$ $di/dt = 100\text{ A}/\mu\text{s},$ $V_{DD}=40\text{ V}, T_j=25\text{ }^\circ\text{C}$		380 3.4 18		ns μC A
t_{rr} Q_{rr} I_{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}=6.5\text{ A},$ $di/dt = 100\text{ A}/\mu\text{s},$ $V_{DD}=40\text{ V}, T_j=150\text{ }^\circ\text{C}$		425 3.9 18.5		ns μC A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300 μs , duty cycle 1.5%

Table 9. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}^{(1)}$	Gate-source breakdown voltage	$I_{GS}=\pm 1\text{ mA}$ (open drain)	30			V

1. The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220




Figure 3. Thermal impedance for TO-220




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-247




Figure 7. Thermal impedance for TO-247

