

General features

Type	V _{DSS}	R _{DS(on)}	I _D	P _w
STB12NK80Z	800 V	<0.75 Ω	10.5 A	190 W
STP12NK80Z	800 V	<0.75 Ω	10.5 A	190 W
STW12NK80Z	800 V	<0.75 Ω	10.5 A	190 W

- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEABILITY

Description

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications.


Applications

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTOR AND PFC


Order codes

Sales Type	Marking	Package	Packaging
STB12NK80ZT4	B12NK80Z	D ² PAK	TAPE & REEL
STP12NK80Z	P12NK80Z	TO-220	TUBE
STW12NK80Z	W12NK80Z	TO-247	TUBE

Package



Internal schematic diagram



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage ($V_{GS} = 0$)	800	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20k\Omega$)	800	V
V_{GS}	Gate-Source Voltage	± 30	V
I_D	Drain Current (continuous) at $T_C = 25^\circ\text{C}$	10.5	A
I_D	Drain Current (continuous) at $T_C = 100^\circ\text{C}$	6.6	A
I_{DM} <i>Note 2</i>	Drain Current (pulsed)	42	A
P_{TOT}	Total Dissipation at $T_C = 25^\circ\text{C}$	190	W
	Derating Factor	1.51	W/ $^\circ\text{C}$
Vesd(G-S)	G-S ESD (HBM C=100pF, R=1.5k Ω)	6000	V
$\frac{dv}{dt}$ <i>Note 1</i>	Peak Diode Recovery voltage slope	4.5	V/ns
T_j T_{stg}	Operating Junction Temperature Storage Temperature	-55 to 150	$^\circ\text{C}$

Table 2. Thermal data

		TO-220/D ² PAK	TO-247	Unit
Rthj-case	Thermal Resistance Junction-case Max	0.66		$^\circ\text{C}/\text{W}$
Rthj-amb	Thermal Resistance Junction-amb Max	62.5	50	$^\circ\text{C}/\text{W}$
T_l	Maximum Lead Temperature For Soldering Purpose	300		$^\circ\text{C}$

Table 3. Avalanche characteristics

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, repetitive or Not-Repetitive (pulse width limited by T_j max)	10.5	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j=25^\circ\text{C}$, $I_D=I_{AR}$, $V_{DD}=50\text{V}$)	400	mJ

2 Electrical characteristics

($T_{CASE} = 25\text{ °C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 1\text{ mA}, V_{GS} = 0$	800			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating},$ $V_{DS} = \text{Max Rating}, T_c = 125\text{ °C}$			1 50	μA μA
I_{GSS}	Gate Body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{ V}$			± 10	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100\ \mu\text{A}$	3	3.75	4.5	V
$R_{DS(on)}$	Static Drain-Source On Resistance	$V_{GS} = 10\ \text{V}, I_D = 4.5\ \text{A}$		0.65	0.75	Ω

Table 5. Dynamic

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} <i>Note 4</i>	Forward Transconductance	$V_{DS} = 15\text{ V}, I_D = 5.25\text{ A}$		12		S
C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, f = 1\ \text{MHz}, V_{GS} = 0$		2620		pF
C_{oss}	Output Capacitance			250		pF
C_{rss}	Reverse Transfer Capacitance			53		pF
$C_{oss\ eq.}$ <i>Note 5</i>	Equivalent Output Capacitance	$V_{GS} = 0, V_{DS} = 0\text{ V to } 640\text{ V}$		100		pF
Q_g	Total Gate Charge	$V_{DD} = 640\text{ V}, I_D = 10.5\ \text{A}$		87		nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10\text{ V}$		14		nC
Q_{gd}	Gate-Drain Charge	(see Figure 17)		44		nC

Table 6. Switching times

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 400\ \text{V}, I_D = 5.25\ \text{A},$ $R_G = 4.7\ \Omega, V_{GS} = 10\text{ V}$ (see Figure 18)		30		ns
t_r	Rise Time			18		ns
$t_{d(off)}$	Turn-off Delay Time	$V_{DD} = 400\ \text{V}, I_D = 5.25\ \text{A},$ $R_G = 4.7\ \Omega, V_{GS} = 10\text{ V}$ (see Figure 18)		70		ns
t_f	Fall Time			20		ns
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 640\ \text{V}, I_D = 10.5\ \text{A},$ $R_G = 4.7\ \Omega, V_{GS} = 10\text{ V}$ (see Figure 18)		16		ns
t_f	Fall Time			15		ns
t_c	Cross-over Time			28		ns

Table 7. Source drain diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				10.5	A
I_{SDM} <i>Note 2</i>	Source-drain Current (pulsed)				42	A
V_{SD} <i>Note 4</i>	Forward on Voltage	$I_{SD}=10.5\text{ A}, V_{GS}=0$			1.6	V
t_{rr}	Reverse Recovery Time	$I_{SD}=10.5\text{ A}, di/dt = 100\text{ A}/\mu\text{s}, V_{DD}=100\text{ V}, T_j=150^\circ\text{C}$		635		ns
Q_{rr}	Reverse Recovery Charge			5.9		μC
I_{RRM}	Reverse Recovery Current			18.5		A

Table 8. Gate-source zener diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{GSO} <i>Note 6</i>	Gate-Source Breakdown Voltage	$I_{GS}=\pm 1\text{ mA}$ (Open Drain)	30			V

(1) $I_{SD} \leq 10.5\text{ A}$, $di/dt \leq 200\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$

(2) Pulse width limited by safe operating area

(3) Limited only by maximum temperature allowed

(4) Pulsed: pulse duration = 300 μs , duty cycle 1.5%

(5) $C_{OSS\text{ eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS}

(6) The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.