


### STP12NK30Z

# N-CHANNEL 300V - $0.36\Omega$ - 9A - TO-220 Zener-Protected SuperMESH<sup>TM</sup>Power MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> (1)	<b>Pw</b> (1)
STP12NK30Z	300 V	< 0.4 Ω	9 A	90 W

- TYPICAL  $R_{DS}(on) = 0.36 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




#### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- LIGHTING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- HIGH CURRENT, HIGH SPEED SWITCHING



#### **ORDERING INFORMATION**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP12NK30Z	P12NK30Z	TO-220	TUBE

#### STP12NK30Z

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	300	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	300	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C Drain Current (continuous) at T <sub>C</sub> = 100°C	9 5.6	A A
I <sub>DM</sub> (1)	Drain Current (pulsed)	36	А
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	90	W
	Derating Factor	0.72	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	3000	V/ns
dv/dt (2)	Peak Diode Recovery voltage slope	4.5	V/ns
T <sub>stg</sub>	orage Temperature -55 to 150		°C
Tj	Max. Operating Junction Temperature	-55 to 150	

#### **THERMAL DATA**

ĺ	Rthj-case	Thermal Resistance Junction-case Max	1.38	°C/W
	Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
	$T_I$	Maximum Lead Temperature For Soldering Purpose	300	°C

Note: 1. Pulse width limited by safe operating area

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	9	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	155	mJ

#### **GATE-SOURCE ZENER DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>2.</sup> ISD< 9A, di/dt<300A/µs, VDD<V(BR)DSS, TJ<TJMAX

## **ELECTRICAL CHARACTERISTICS** (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	300			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, $T_{C}$ = 125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±10	μΑ
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 50\mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 4.5 A		0.36	0.4	Ω

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 4.5 \text{ A}$		5.4		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		670 125 28		pF pF pF
C <sub>oss eq.</sub> (3)	Equivalent Output Capacitance	$V_{GS} = 0V$ , $V_{DS} = 0V$ to 440 V		70		pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		3.6		Ω

#### SWITCHING

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise time Turn-off Delay Time Fall Time	$V_{DD}$ = 150 V, $I_D$ = 4.5 A $R_G$ = 4.7 $\Omega$ V <sub>GS</sub> = 10 V (Resistive Load see, Figure 3)		16 20 36 10		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 240V, I_D = 9 A,$ $V_{GS} = 10V$		25 5.5 13.4	35	nC nC nC

#### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				9 36	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 9 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 9$ A, di/dt = 100A/ $\mu$ s $V_{DD} = 40$ V, $T_j = 150$ °C (see test circuit, Figure 5)		165 0.9 11.2		ns µC A

Note: 1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

Pulse width limited by safe operating area.
 C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.