

STD10NM50N


STF10NM50N, STP10NM50N

N-channel 500 V, 0.53 Ω , 7 A DPAK, TO-220FP, TO-220
MDmesh™ II Power MOSFET

Features

Type	V_{DSS} (@ T_{jmax})	$R_{DS(on)}$ max	I_D
STD10NM50N	550 V	< 0.63 Ω	7 A
STF10NM50N			
STP10NM50N			

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance



Applications

- Switching applications

Description

These devices are N-channel Power MOSFETs developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Packages	Packaging
STD10NM50N	10NM50N	DPAK	Tape and reel
STF10NM50N		TO-220FP	
STP10NM50N		TO-220	Tube

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		DPAK, TO-220	TO-220FP	
V_{DS}	Drain-source voltage	500		V
V_{GS}	Gate- source voltage	± 25		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	7	$7^{(1)}$	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	5	$5^{(1)}$	A
$I_{DM}^{(2)}$	Drain current (pulsed)	28	$28^{(1)}$	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	70	25	W
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}; T_C=25^\circ\text{C}$)		2500	V
$dv/dt^{(3)}$	Peak diode recovery voltage slope	15		V/ns
T_{stg}	Storage temperature	- 55 to 150		$^\circ\text{C}$
T_j	Max. operating junction temperature	150		$^\circ\text{C}$

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area
3. $I_{SD} \leq 7\text{ A}$, $dI/dt \leq 400\text{ A}/\mu\text{s}$, $V_{DD} = 80\%$ $V_{(BR)DSS}$, $V_{DSpeak} \leq V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		DPAK	TO-220	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case max	1.79	5		$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb minimum footprint	50			$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max		62.5		$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose		300		$^\circ\text{C}$

1. When mounted on 1inch² FR-4 board, 2 oz Cu

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	2	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	143	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage ($V_{GS} = 0$)	$I_D = 1 \text{ mA}$	500			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = 500 \text{ V}$ $V_{DS} = 500 \text{ V}, T_C = 125^{\circ}\text{C}$			1 100	μA μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 25 \text{ V}$			0.1	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 3.5 \text{ A}$		0.53	0.63	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$, $V_{GS} = 0$	-	450 38 1.3	-	pF pF pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 400 \text{ V}$	-	167	-	pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 400 \text{ V}, I_D = 7 \text{ A}$, $V_{GS} = 10 \text{ V}$,	-	17 3.3 8.5	-	nC nC nC
R_g	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level=20 mV open drain	-	4.7	-	Ω

1. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS} .

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time			7.8		ns
t_r	Rise time			4.4	-	ns
$t_{d(off)}$	Turn-off delay time			7.8		ns
t_f	Fall time			12		ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current		-		7	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				28	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 7 \text{ A}, V_{GS} = 0$	-		1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		177		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	1.4		μC
I_{RRM}	Reverse recovery current			16		A
t_{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		216		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150^\circ\text{C}$	-	1.7		μC
I_{RRM}	Reverse recovery current			15.4		A

1. Pulse width limited by safe operating area
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for DPAK




Figure 3. Thermal impedance for DPAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for TO-220




Figure 7. Thermal impedance for TO-220

