


**N-channel 80 V, 0.008 Ω typ., 100 A, STripFET™ F6
Power MOSFET in a TO-220 package**

Datasheet - production data



Features

Order code	V_{DS}	$R_{DS(on)max.}$	I_D	P_{TOT}
STP100N8F6	80 V	0.009 Ω	100 A	176 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET™ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.




Table 1: Device summary

Order code	Marking	Package	Packing
STP100N8F6	100N8F6	TO-220	Tube

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	80	V
V_{GS}	Gate-source voltage	± 20	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	100	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	70	A
$I_{DM}^{(1)}$	Drain current (pulsed)	400	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	176	W
$E_{AS}^{(2)}$	Single pulse avalanche energy	170	mJ
T_J	Operating junction temperature range	-55 to 175	$^\circ\text{C}$
T_{stg}	Storage temperature range		$^\circ\text{C}$

Notes:

(1) Pulse width is limited by safe operating area.

(2) Starting $T_j = 25^\circ\text{C}$, $I_d = 25\text{ A}$, $V_{dd} = 40\text{ V}$.**Table 3: Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max.	0.85	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max.	62.5	$^\circ\text{C}/\text{W}$

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 4: On /off-states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250 \mu\text{A}$	80			V
I_{DSS}	Zero-gate voltage drain current	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μA
		$V_{GS} = 0, V_{DS} = 80 \text{ V}, T_C = 125^\circ\text{C}$			100	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2		4	V
$R_{DS(\text{on})}$	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 50 \text{ A}$		0.008	0.009	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{GS} = 0, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	-	5955	-	pF
C_{oss}	Output capacitance		-	244	-	pF
C_{rss}	Reverse transfer capacitance		-	160	-	pF
Q_g	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 100 \text{ A}, V_{GS} = 10 \text{ V}$	-	100	-	nC
Q_{gs}	Gate-source charge		-	30	-	nC
Q_{gd}	Gate-drain charge		-	25	-	nC

Table 6: Switching times






Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 50 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	33	-	ns
t_r	Rise time		-	46	-	ns
$t_{d(off)}$	Turn-off delay time		-	103	-	ns
t_f	Fall time		-	21	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	$V_{GS} = 0$, $I_{SD} = 100$ A	-		1.2	V
t_{rr}	Reverse recovery time	$I_{SD} = 100$ A, $di/dt = 100$ A/ μ s $V_{DD} = 64$ V	-	38		ns
Q_{rr}	Reverse recovery charge		-	63		nC
I_{RRM}	Reverse recovery current		-	3.3		A

Notes:(1) Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area**Figure 3: Thermal impedance****Figure 4: Output characteristics****Figure 5: Transfer characteristics****Figure 6: Normalized gate threshold voltage vs. temperature****Figure 7: Normalized $V_{(BR)DSS}$ vs. temperature**