

STD5NM60 STB8NM60 - STP8NM60

N-channel 650 V@Tjmax, 0.9 Ω, 8 A MDmesh™ Power MOSFET
TO-220, TO-220FP, D²PAK, DPAK, IPAK

Features

Type	V _{DSS}	R _{DS(on)}	I _D	P _w
STD5NM60	650 V	< 1 Ω	5 A	96 W
STD5NM60-1	650 V	< 1 Ω	5 A	96 W
STB8NM60	650 V	< 1 Ω	5 A	100 W
STP8NM60	650 V	< 1 Ω	8 A	100 W
STP8NM60FP	650 V	< 1 Ω	8 A ⁽¹⁾	30 W

- 100% avalanche tested
- High dv/dt and avalanche capabilities
- Low input capacitance and gate charge
- Low gate input resistance

Application

- Switching applications

Description

The MDmesh™ is a new revolutionary Power MOSFET technology that associates the multiple drain process with the company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.





Figure 1. Internal schematic diagram



SC06140

Table 1. Device summary

Order codes	Marking	Package	Packaging
STD5NM60-1	D5NM60	IPAK	Tube
STD5NM60T4	D5NM60	DPAK	Tape & reel
STB8NM60T4	B8NM60	D ² PAK	Tape & reel
STP8NM60	P8NM60	TO-220	Tube
STP8NM60FP	P8NM60FP	TO-220FP	Tube

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		TO-220 D ² PAK	TO-220FP	IPAK DPAK	
V _{GS}	Gate-source voltage	± 30			V
I _D	Drain current (continuous) at T _C = 25 °C	8	8 ⁽¹⁾	5	A
I _D	Drain current (continuous) at T _C =100 °C	5	5 ⁽¹⁾	3.1 ⁽¹⁾	A
I _{DM} ⁽²⁾	Drain current (pulsed)	32	32 ⁽¹⁾	20 ⁽¹⁾	A
P _{TOT}	Total dissipation at T _C = 25 °C	100	30	96	W
	Derating factor	0.8	0.24	0.0.4	W/°C
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15			V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T _C =25 °C)	--	2500	--	V
T _J T _{stg}	Operating junction temperature Storage temperature	-55 to 150			°C

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. I_{SD} ≤ 5 A, di/dt ≤ 400 A/μs, V_{DD} = 80%V_{(BR)DSS}

Table 2. Thermal resistance

Symbol	Parameter	Value			Unit
		TO-220 D ² PAK	IPAK DPAK	TO-220FP	
R _{thj-case}	Thermal resistance junction-case max	1.25	1.3	4.16	°C/W
R _{thj-a}	Thermal resistance junction-ambient max	62.5			°C/W
T _I	Maximum lead temperature for soldering purpose	300			°C

Table 3. Avalanche data

Symbol	Parameter	Value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T _j Max)	2.5	A
E _{AS}	Single pulse avalanche energy (starting T _j =25 °C, I _D =I _{AS} , V _{DD} =50 V)	200	mJ

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0$	600			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{max rating}$, $V_{DS} = \text{max rating } @ 125^\circ\text{C}$			1 10	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3	4	5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.9	1	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g_{fs}	Forward transconductance	$V_{DS} = I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}, I_D = 2.5 \text{ A}$		2.4		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$	400 100 10			pF pF pF
$C_{oss\text{ eq}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$		50		pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 400 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$		13 5 6	18	nC nC nC

1. $C_{oss\text{ eq}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=300\text{ V}, I_D=2.5\text{ A}, R_G=4.7\Omega, V_{GS}=10\text{ V}$	14 10 23 10	ns ns ns ns	ns ns ns ns	ns ns ns ns
t_r	Rise time					
$t_{d(off)}$	Turn-off delay time					
t_f	Fall time					
$t_{r(V_{off})}$	Off-voltage rise time	$V_{DD}=480\text{ V}, I_D=5\text{ A}, R_G=4.7\Omega, V_{GS}=10\text{ V}$	7 10 17	ns ns ns	ns ns ns	ns ns ns
t_f	Fall time					
t_c	Cross-over time					

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current				8	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				32	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5\text{ A}, V_{GS}=0$			1.5	V
t_{rr}	Reverse recovery time	$I_{SD} = 5\text{ A}, V_{DD}=100\text{ V}$ $dI/dt = 100\text{ A}/\mu\text{s}$,	300 1.95 13	ns μC A	ns μC A	ns μC A
Q_{rr}	Reverse recovery charge					
I_{RRM}	Reverse recovery current					
t_{rr}	Reverse recovery time	$I_{SD} = 5\text{ A}, V_{DD} = 100\text{ V}$ $dI/dt = 100\text{ A}/\mu\text{s}$, $T_j=150\text{ }^\circ\text{C}$	445 3.00 13.5	ns μC A	ns μC A	ns μC A
Q_{rr}	Reverse recovery charge					
I_{RRM}	Reverse recovery current					

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220/D²PAK




Figure 3. Thermal impedance for TO-220/D²PAK




Figure 4. Safe operating area for TO-220FP




Figure 5. Thermal impedance for TO-220FP




Figure 6. Safe operating area for DPAK/IPAK




Figure 7. Thermal impedance for DPAK/IPAK

