


**STD5NM50****STD5NM50-1****N-CHANNEL 500V - 0.7Ω - 7.5A DPAK/IPAK
MDmesh™ Power MOSFET**

TYPE	V _{DSS}	R _{D(on)}	I _D
STD5NM50	500V	<0.8Ω	7.5 A
STD5NM50-1	500V	<0.8Ω	7.5 A


- TYPICAL R_{D(on)} = 0.7Ω
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

**DESCRIPTION**

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.

INTERNAL SCHEMATIC DIAGRAM**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	500	V
V _{GS}	Gate- source Voltage	±30	V
I _D	Drain Current (continuous) at T _C = 25°C	7.5	A
I _D	Drain Current (continuous) at T _C = 100°C	4.7	A
I _{DM} (•)	Drain Current (pulsed)	30	A
P _{TOT}	Total Dissipation at T _C = 25°C	100	W
	Derating Factor	0.8	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T _{stg}	Storage Temperature	– 55 to 150	°C
T _j	Max. Operating Junction Temperature		

(•)Pulse width limited by safe operating area

(1) I_{SD} ≤ 5A, di/dt ≤ 400A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}.

STD5NM50/STD5NM50-1

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case	Max	1.25	°C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	100	°C/W
T _j	Maximum Lead Temperature For Soldering Purpose		300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	2.5	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	300	mJ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	500			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±30V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 2.5A		0.7	0.8	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 25V _x , I _D = 2.5A		3.5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		415 88 12		pF pF pF
C _{oss eq. (2)}	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 400V		50		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		3		Ω

1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.

2. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

ELECTRICAL CHARACTERISTICS (CONTINUED)
SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 250V, I_D = 2.5A$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 3)		16		ns
t_r	Rise Time			8		ns
Q_g	Total Gate Charge	$V_{DD} = 400V, I_D = 7.5A$		13		nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10V$		5		nC
Q_{gd}	Gate-Drain Charge			6		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(voff)}$	Off-voltage Rise Time	$V_{DD} = 400V, I_D = 5A,$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see test circuit, Figure 5)		14		ns
t_f	Fall Time			6		ns
t_c	Cross-over Time			13		ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				7.5	A
$I_{SDM}(2)$	Source-drain Current (pulsed)				30	A
$V_{SD}(1)$	Forward On Voltage	$I_{SD} = 7.5A, V_{GS} = 0$			1.5	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 5A, di/dt = 100A/\mu s$		185		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100V, T_j = 25^\circ C$		1.1		μC
I_{RRM}	Reverse Recovery Current	(see test circuit, Figure 5)		11.5		A
t_{rr}	Reverse Recovery Time	$I_{SD} = 5A, di/dt = 100A/\mu s$		270		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 100V, T_j = 150^\circ C$		1.6		μC
I_{RRM}	Reverse Recovery Current	(see test circuit, Figure 5)		12		A

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %.

2. Pulse width limited by safe operating area.

Safe Operating Area**Thermal Impedance**