

STD1LNK60Z-1

STQ1NK60ZR-AP - STN1NK60Z

N-channel 600V - 13Ω - 0.8A - TO-92 - TO-251 - SOT-223
Zener-Protected SuperMESH™ Power MOSFET

Features

Type	V _{DSS}	R _{D(on)}	I _D	P _w
STD1LNK60Z-1	600V	<15Ω	0.8A	25W
STQ1NK60ZR-AP	600V	<15Ω	0.3A	3W
STN1NK60Z	600V	<15Ω	0.3A	3.3W

- 100% avalanche tested
- Extremely high dv/dt capability
- Gate charge minimized
- ESD improved capability
- New high voltage benchmark




Figure 1. Internal schematic diagram

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

Application

- Switching applications

Table 1. Device summary

Order codes	Marking	Package	Packaging
STD1LNK60Z-1	D1LNK60Z	TO-251(IPAK)	Tube
STQ1NK60ZR-AP	1NK60ZR	TO-92	Ammopak
STN1NK60Z	1NK60Z	SOT-223	Tape & reel

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		IPAK	TO-92	SOT-223	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	600			V
V_{GS}	Gate-source voltage	± 30			V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	0.8	0.3	0.3	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	0.5	0.189		A
$I_{DM}^{(1)}$	Drain current (pulsed)	3.2	1.2		A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	25	3	3.3	W
	Derating factor	0.24	0.25	0.26	W/ $^\circ\text{C}$
$V_{ESD(G-D)}$	Gate source ESD(HBM-C=100pF, R=1.5K Ω)	800			V
$dv/dt^{(2)}$	Peak diode recovery voltage slope	4.5			V/ns
T_J T_{stg}	Operating junction temperature Storage temperature	-55 to 150			$^\circ\text{C}$

1. Pulse width limited by safe operating area
 2. $I_{SD} \leq 0.3\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} = 80\%V_{(BR)DSS}$

Table 3. Thermal resistance

Symbol	Parameter	Value			Unit
		IPAK	TO-92	SOT-223	
$R_{thj-case}$	Thermal resistance junction-case Max	5	--	--	$^\circ\text{C/W}$
R_{thj-a}	Thermal resistance junction-ambient Max	100	120	37.87 ⁽¹⁾	$^\circ\text{C/W}$
$R_{thj-lead}$	Thermal resistance junction-lead Max	--	40	--	$^\circ\text{C/W}$
T_I	Maximum lead temperature for soldering purpose	275	260		$^\circ\text{C}$

1. When mounted on 1 inch² FR-4 board, 2 Oz Cu

Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	0.8	A
E_{AS}	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$, $I_d=I_{ar}$, $V_{dd}=50\text{V}$)	60	mJ

2 Electrical characteristics

($T_{CASE}=25^{\circ}\text{C}$ unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{mA}$, $V_{GS} = 0$	600			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$, $V_{DS} = \text{Max rating } @ 125^{\circ}\text{C}$			1 50	μA μA
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50\mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$, $I_D = 0.4\text{A}$		13	15	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} = 15\text{V}$, $I_D = 0.4\text{A}$		0.5		S
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25\text{V}$, $f = 1\text{ MHz}$, $V_{GS} = 0$		94 17.6 2.8		pF pF pF
$C_{oss\ eq}^{(2)}$	Equivalent output capacitance	$V_{GS} = 0$, $V_{DS} = 0\text{V}$ to 480V		11		pF
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480\text{V}$, $I_D = 0.8\text{A}$ $V_{GS} = 10\text{V}$		4.9 1 2.7	6.9	nC nC nC

1. Pulsed: pulse duration=300 μs , duty cycle 1.5%
2. $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=300\text{ V}$, $I_D=0.4\text{ A}$, $R_G=4.7\Omega$, $V_{GS}=10\text{ V}$		5.5		ns
t_r	Rise time			5		
$t_{d(off)}$	Turn-off delay time			13		
t_f	Fall time			28		

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current				0.8	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				2.4	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=0.8\text{ A}$, $V_{GS}=0$			1.6	V
t_{rr}	Reverse recovery time	$I_{SD}=0.8\text{ A}$, $dI/dt = 100\text{ A}/\mu\text{s}$, $V_{DD}=20\text{ V}$, $T_j=25^\circ\text{C}$		135		ns nC A
Q_{rr}	Reverse recovery charge			216		
I_{RRM}	Reverse recovery current			3.2		
t_{rr}	Reverse recovery time	$I_{SD}=0.8\text{ A}$, $dI/dt = 100\text{ A}/\mu\text{s}$, $V_{DD}=20\text{ V}$, $T_j=150^\circ\text{C}$		140		ns nC A
Q_{rr}	Reverse recovery charge			224		
I_{RRM}	Reverse recovery current			3.2		

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300μs, duty cycle 1.5%

Table 9. Gate-source zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$BV_{GSO}^{(1)}$	Gate-source breakdown voltage	$I_{GS}=\pm 1\text{ mA}$ (open drain)	30			V

1. The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for IPAK




Figure 4. Safe operating area for TO-92




Figure 6. Safe operating area for SOT-223




Figure 3. Thermal impedance for IPAK




Figure 5. Thermal impedance for TO-92




Figure 7. Thermal impedance for SOT-223

