E Series Power MOSFET

PRODUCT SUMMARY		
V_{DS} (V) at T_J max.	700	
$R_{DS(on)}$ max. at 25 °C (Ω)	V_{GS} = 10 V	0.6
Q_g max. (nC)	48	
Q_{gs} (nC)	6	
Q_{gd} (nC)	11	
Configuration	Single	

FEATURES

- Low figure-of-merit (FOM) R_{on} x Q_g
- Low input capacitance (C_{iss})
- Reduced switching and conduction losses
- Ultra low gate charge (Q_g)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance

DPAK
(TO-252)





N-Channel MOSFET

APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ORDERING INFORMATION	
Package	DPAK (TO-252)
Lead (Pb)-free and Halogen-free	SiHD6N65E-GE3
	SiHD6N65ET1-GE3
	SiHD6N65ET4-GE3
	SiHD6N65ET5-GE3

ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C, unless otherwise noted)

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V_{DS}	650	V
Gate-Source Voltage			V_{GS}	± 30	
Continuous Drain Current (T_J = 150 °C)	V_{GS} at 10 V	T_C = 25 °C	I_D	7	A
		T_C = 100 °C		5	
Pulsed Drain Current [a]			I_{DM}	18	
Linear Derating Factor				0.63	W/°C
Single Pulse Avalanche Energy [b]			E_{AS}	56	mJ
Maximum Power Dissipation			P_D	78	W
Operating Junction and Storage Temperature Range			T_J, T_{stg}	-55 to +150	°C
Drain-Source Voltage Slope	T_J = 125 °C		dV/dt	37	V/ns
Reverse Diode dV/dt [d]				27	
Soldering Recommendations (Peak Temperature) [c]	for 10 s			300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.
b. V_{DD} = 50 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω, I_{AS} = 2 A.
c. 1.6 mm from case.
d. $I_{SD} \leq I_D$, dI/dt = 100 A/μs, starting T_J = 25 °C.

THERMAL RESISTANCERATINGS				
PARAMETER	**SYMBOL**	**TYP.**	**MAX.**	**UNIT**
Maximum Junction-to-Ambient	R_{thJA}	-	62	°C/W
Maximum Junction-to-Case (Drain)	R_{thJC}	-	1.6	

SPECIFICATIONS (T_J = 25 °C, unless otherwise noted)						
PARAMETER	**SYMBOL**	**TEST CONDITIONS**	**MIN.**	**TYP.**	**MAX.**	**UNIT**
Static						
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = 250 µA	650	-	-	V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, I_D = 1 mA	-	0.73	-	V/°C
Gate-Source Threshold Voltage (N)	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA	2	-	4	V
Gate-Source Leakage	I_{GSS}	V_{GS} = ± 20 V	-	-	± 100	nA
		V_{GS} = ± 30 V	-	-	± 1	µA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS} = 650 V, V_{GS} = 0 V	-	-	1	µA
		V_{DS} = 520 V, V_{GS} = 0 V, T_J = 125 °C	-	-	10	
Drain-Source On-State Resistance	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 3 A	-	0.5	0.6	Ω
Forward Transconductance	g_{fs}	V_{DS} = 30 V, I_D = 3 A	-	2	-	S
Dynamic						
Input Capacitance	C_{iss}	V_{GS} = 0 V, V_{DS} = 100 V, f = 1 MHz	-	820	-	pF
Output Capacitance	C_{oss}		-	40	-	
Reverse Transfer Capacitance	C_{rss}		-	4	-	
Effective Output Capacitance, Energy Related [a]	$C_{o(er)}$	V_{DS} = 0 V to 520 V, V_{GS} = 0 V	-	36	-	
Effective Output Capacitance, Time Related [b]	$C_{o(tr)}$		-	117	-	
Total Gate Charge	Q_g	V_{GS} = 10 V; I_D = 3 A, V_{DS} = 520 V	-	24	48	nC
Gate-Source Charge	Q_{gs}		-	6	-	
Gate-Drain Charge	Q_{gd}		-	11	-	
Turn-On Delay Time	$t_{d(on)}$	V_{DD} = 520 V, I_D = 3 A, V_{GS} = 10 V, R_g = 9.1 Ω	-	14	28	ns
Rise Time	t_r		-	12	24	
Turn-Off Delay Time	$t_{d(off)}$		-	30	60	
Fall Time	t_f		-	20	40	
Gate Input Resistance	R_g	f = 1 MHz, open drain	-	1.4	-	Ω
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode	-	-	7	A
Pulsed Diode Forward Current	I_{SM}		-	-	18	
Diode Forward Voltage	V_{SD}	T_J = 25 °C, I_S = 3 A, V_{GS} = 0 V	-	-	1.3	V
Reverse Recovery Time	t_{rr}	T_J = 25 °C, I_F = I_S = 3 A, dI/dt = 100 A/µs, V_R = 25 V	-	237	-	ns
Reverse Recovery Charge	Q_{rr}		-	2.2	-	µC
Reverse Recovery Current	I_{RRM}		-	16	-	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}.

b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Fig. 1 - Typical Output Characteristics



Fig. 4 - Normalized On-Resistance vs. Temperature



Fig. 2 - Typical Output Characteristics



Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



Fig. 3 - Typical Transfer Characteristics



Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage