

# 19A, 100V, 0.200 Ohm, P-Channel Power MOSFETs

These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. They can be operated directly from integrated circuits.

Formerly Developmental Type TA17521.

#### **Ordering Information**


PART NUMBER	PACKAGE	BRAND
IRF9540	TO-220AB	IRF9540
RF1S9540SM	TO-263AB	RF1S9540

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in the tape and reel, i.e., RF1S9540SM9A.

#### **Features**


- 19A, 100V
- $r_{DS(ON)} = 0.200\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

### Symbol




## **Packaging**

JEDEC TO-220AB



JEDEC TO-263AB



## IRF9540, RF1S9540SM

## **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRF9540, RF1S9540SM	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	-100	V
Continuous Drain Current	-19	Α
$T_C = 100^{\circ}C$	-12	Α
Pulsed Drain Current (Note 3)	-76	Α
Gate to Source Voltage VGS	±20	V
Maximum Power Dissipation (Figure 1)	150	W
Linear Derating Factor (Figure 1)	1	W/oC
Single Pulse Avalanche Energy Rating (Note 4)E <sub>AS</sub>	960	mJ
Operating and Storage Temperature	-55 to 175	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°С
Package Body for 10s, See Techbrief 334	260	oC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $T_J = 25^{\circ}C$  to  $150^{\circ}C$ .

## **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = -250\mu A$ , $V_{GS} = 0V$ (Figure 10)		-100	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = -250\mu A$		-2	-	-4	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V		-	-	-25	μΑ
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V, T_{C} = 125^{\circ}C$		-	-	-250	μΑ
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> MA	4X, V <sub>GS</sub> = -10V	-19	-	-	Α
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	$I_D = -10A$ , $V_{GS} = -10V$ (Fig	gures 8, 9)	-	0.150	0.200	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} MAX$ , $I_{D} = -6A$ (Figure 12)		5	7	-	S
Turn-On Delay Time	t <sub>d</sub> (ON)	$\begin{aligned} &V_{DD} = \text{-}50\text{V, I}_{D} \approx &19\text{A, R}_{G} = 9.1\Omega, R_{L} = 2.3\Omega, \\ &V_{GS} = \text{-}10\text{V, (Figures 17, 18)} \\ &\text{MOSFET Switching Times are Essentially} \\ &\text{Independent of Operating Temperature} \end{aligned}$		-	16	20	ns
Rise Time	t <sub>r</sub>			-	65	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	47	70	ns
Fall Time	t <sub>f</sub>			-	28	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	$V_{GS}$ = -10V, $I_D$ = -19A, $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $I_{g(REF)}$ = -1.5mA (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		-	70	90	nC
Gate to Source Charge	Q <sub>gs</sub>			-	14	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	56	-	nC
Input Capacitance	C <sub>ISS</sub>	$V_{DS}$ = -25V, $V_{GS}$ = 0V, f = 1MHz (Figure 11)		-	1100	-	pF
Output Capacitance	Coss			-	550	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	250	-	pF
Internal Drain Inductance  LD  Measured From the Contact Screw on Tab to the Center of Die  Measured From the Drain Lead, 6mm (0.25in) from Package to the Center of Die  Measured From the Drain Lead, 6mm (0.25in) from Package to the Center of Die		Contact Screw on Tab to the Center of Die Symbol Showing the Internal Devices	-	3.5	-	nH	
		-	4.5	-	nH		
Internal Source Inductance	L <sub>S</sub>	Measured From the Source Lead, 6mm (0.25in) From Package to Source Bonding Pad	G ELS	-	7.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Typical Socket Mount		-	-	62.5	°C/W

#### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I <sub>SD</sub>	Modified MOSFET Symbol	o D	-	-	-19	А
Pulse Source to Drain Current (Note 3)	<sup>I</sup> SDM	Showing the Integral Reverse P-N Junction Diode	G o s	-		-76	A
Source to Drain Diode Voltage (Note 2)	V <sub>SD</sub>	$T_C = 25^{\circ}C$ , $I_{SD} = -19A$ , $V_{GS} = 0V$ (Figure 13)		=	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{o}C$ , $I_{SD} = 19A$ , $dI_{SD}/dt = 100A/\mu s$		-	170	-	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = 150^{\circ}C$ , $I_{SD} = 19A$ , $dI_{SD}/dt = 100A/\mu s$		-	8.0	-	μC

#### NOTES:

- 2. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
- 3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 25V, starting  $T_J$  = 25 $^{o}$ C, L = 4mH,  $R_G$  = 25 $\Omega$ , peak  $I_{AS}$  = 19A. (Figures 15, 16).

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE