

14A, 275V, 0.280 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17423.

Ordering Information


PART NUMBER	PACKAGE	BRAND		
IRF646	TO-220AB	IRF646		

NOTE: When ordering, use the entire part number.

Features


- 14A, 275V
- $r_{DS(ON)} = 0.280\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- 275VDC Rating-120VAC Line System Operation
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC TO-220AB



Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRF646	UNITS
Drain to Source Voltage (Note 1)V _{DS}	275	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	275	V
Continuous Drain Current	14	Α
$T_C = 100^{\circ}C$ I_D	8.8	Α
Pulsed Drain Current (Note 3)	56	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	125	W
Linear Derating Factor	1.0	W/oC
Single Pulse Avalanche Energy Rating (Note 4)	550	mJ
Operating and Storage Temperature	-55 to 150	οС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°C
Package Body for 10s, See TB334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$

$\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST COND	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I_D = 250μA, V_{GS} = 0V (Figu	ire 10)	275	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250\mu A$		2	-	4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} =	= 0V	-	-	25	μΑ
		V _{DS} = 0.8 x Rated BV _{DSS} ,	$V_{GS} = 0V, T_J = 125^{\circ}C$	-	-	250	μΑ
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10V \text{ (Figure 7)}$		14	-	-	Α
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 8A, V _{GS} = 10V (Figures	s 8, 9)	-	0.200	0.280	Ω
Forward Transconductance (Note 2)	9 _{fs}	$V_{DS} \ge 50V$, $I_D = 8A$ (Figure	12)	6.7	10	-	S
Turn-On Delay Time	t _{d(ON)}	V_{DD} = 125V, $I_{D} \approx$ 14A, R_{GS} = 9.1 Ω , R_{L} = 8.6 Ω , MOSFET Switching Times are Essentially Independent of Operating Temperature		-	16	24	ns
Rise Time	t _r			-	67	100	ns
Turn-Off Delay Time	t _{d(OFF)}			-	53	80	ns
Fall Time	t _f			-	49	74	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V_{GS} = 10V, I_{D} = 14A, V_{DS} = 0.8 x Rated BV _{DSS} , $I_{G(REF)}$ = 1.5mA, (Figure 14) Gate Charge is Essentially Independent of Operating Temperature		-	39	59	nC
Gate to Source Charge	Q _{gs}			-	6.6	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	20	-	nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 11)		-	1300	-	pF
Output Capacitance	Coss			-	320	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	69	-	pF
Internal Drain Inductance	L _D	Measured from the Contact Screw on Tab to Center of Die	Modified MOSFET Symbol Showing the Internal Devices	-	4.5	-	nΗ
		Measured from the Drain Lead, 6mm (0.25in) from Package to Center of Die	Inductances	-	7.5	-	nΗ
Internal Source Inductance	LS	Measured from the Source Lead, 6mm (0.25in) from Header to Source Bonding Pad	G G ELS	-	7.5	-	nH
Thermal Resistance Junction to Case	$R_{\theta JC}$			-	-	1	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	80	°C/W

Source to Drain Diode Specifications


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Symbol	-	-	14	Α
Pulse Source to Drain Current (Note 3)	I _{SDM}	Showing the Integral Reverse P-N Junction Diode)	-	56	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 14A$, $V_{GS} = 0V$ (Figure 13)	-	-	1.8	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C$, $I_{SD} = 14A$, $dI_{SD}/dt = 100A/\mu s$	150	300	640	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 25^{\circ}C$, $I_{SD} = 14A$, $dI_{SD}/dt = 100A/\mu s$	1.6	3.4	7.2	μС

15

NOTES:

- 2. Pulse Test: Pulse width $\leq 300 \mu s,$ Duty Cycle $\leq 2 \%.$
- 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 50V, starting T_J = 25°C, L = 4.5mH, R_G = 25 Ω , peak I_{AS} = 14A.

Typical Performance Curves Unless Otherwise Specified



12 9 9 0 25 50 75 100 125 150 T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE