

75A, 30V, 0.0075 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs

These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process.

This advanced process technology

achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76139.

Ordering Information

PART NUMBER	PACKAGE	BRAND		
HUF76139P3	TO-220AB	76139P		
HUF76139S3S	TO-263AB	76139S		

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76139S3ST.

Features

- · Logic Level Gate Drive
- 75A, 30V
- Ultra Low On-Resistance, $r_{DS(ON)} = 0.0075\Omega$
- Temperature Compensating PSPICE® Model
- Temperature Compensating SABER[©] Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- · Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"


Symbol



Packaging

JEDEC TO-220AB

JEDEC TO-263AB





HUF76139P3, HUF76139S3S3

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	30	V
Drain to Gate Voltage (R _{GS} = 20kΩ) (Note 1)	30	V
Gate to Source Voltage	±20	V
$\begin{array}{llllllllllllllllllllllllllllllllllll$	75 64 61 Figure 4	A A A
Pulsed Avalanche RatingE _{AS}	Figures 6, 17, 18	
Power Dissipation	165 1.35	W/oC
Operating and Storage Temperature	-40 to 150	oC
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10s	300 260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS						
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250\mu A, V_{GS} = 0V \text{ (Figure 12)}$	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 25V, V_{GS} = 0V$	-	-	1	μА
		$V_{DS} = 25V, V_{GS} = 0V, T_{C} = 150^{\circ}C$	-	-	250	μА
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V	-	-	±100	nA
ON STATE SPECIFICATIONS						
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$ (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 75A, V _{GS} = 10V (Figures 9, 10)	-	0.0065	0.0075	Ω
		I _D =64A, V _{GS} = 5V (Figure 9)	-	0.0082	0.010	Ω
		I _D = 61A, V _{GS} = 4.5V (Figure 9,)	-	0.009	0.011	Ω
THERMAL SPECIFICATIONS			-			
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)	-	-	0.74	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220AB, TO-263AB	-	-	62	°C/W
SWITCHING SPECIFICATIONS ($V_{GS} = 4.5$ V	′)		'			
Turn-On Time	toN	$V_{DD} = 15V, I_{D} \cong 61A,$	-	-	255	ns
Turn-On Delay Time	t _d (ON)	$R_{L} = 0.246\Omega, V_{GS} = 4.5V,$ $R_{GS} = 4.5\Omega$	-	20	-	ns
Rise Time	t _r	(Figures 15, 21, 22)	-	150	-	ns
Turn-Off Delay Time	t _{d(OFF)}		-	30	-	ns
Fall Time	t _f		-	40	-	ns
Turn-Off Time	tOFF		-	-	105	ns

HUF76139P3, HUF76139S3S

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
SWITCHING SPECIFICATIONS (VGS =	10V)				1		!
Turn-On Time	t _{ON}	$V_{DD} = 15V$, $I_{D} \cong 75A$ $R_{L} = 0.200\Omega$, $V_{GS} = 10V$, $R_{GS} = 10\Omega$ (Figures 16, 21, 22)		-	-	120	ns
Turn-On Delay Time	t _{d(ON)}			-	16	-	ns
Rise Time	t _r			-	65	-	ns
Turn-Off Delay Time	t _d (OFF)			-	90	-	ns
Fall Time	t _f			-	55	-	ns
Turn-Off Time	toff			-	-	218	ns
GATE CHARGE SPECIFICATIONS	'						
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	V _{DD} = 15V,	-	65	78	nC
Gate Charge at 5V	Q _{g(5)}	$V_{GS} = 0V \text{ to } 5V$	$\begin{split} &I_D \cong 64A, \\ &R_L = 0.234\Omega \\ &I_{g(REF)} = 1.0 mA \\ &(\text{Figures 14, 19, 20}) \end{split}$	-	38	46	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 1V$		-	2.5	3	nC
Gate to Source Gate Charge	Q _{gs}			-	7.60	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	18.40	-	nC
CAPACITANCE SPECIFICATIONS	'						
Input Capacitance	C _{ISS}	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz (Figure 13)		-	2700	-	pF
Output Capacitance	C _{OSS}			-	1100	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	200	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 75A	-	-	1.25	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	85	ns
Reverse Recovered Charge	Q _{RR}	$I_{SD} = 75A$, $dI_{SD}/dt = 100A/\mu s$	-	-	160	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE