

## **75A, 30V, 0.011 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs**

These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process. This advanced process technology achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76132.


### **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HUF76132P3	TO-220AB	76132P
HUF76132S3S	TO-263AB	76132S


NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF76132S3ST.

### **Packaging**

**JEDEC TO-220AB**




**JEDEC TO-263AB**



### **Features**

- Logic Level Gate Drive
- 75A, 30V
- Ultra Low On-Resistance,  $r_{DS(ON)} = 0.011\Omega$
- Temperature Compensating PSPICE® Model
- Temperature Compensating SABER® Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
  - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

### **Symbol**



# HUF76132P3, HUF76132S3S

## Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

			UNITS
Drain to Source Voltage (Note 1) . . . . .	$V_{DSS}$	30	V
Drain to Gate Voltage ( $R_{GS} = 20\text{k}\Omega$ ) (Note 1) . . . . .	$V_{DGR}$	30	V
Gate to Source Voltage . . . . .	$V_{GS}$	$\pm 16$	V
Drain Current			
Continuous ( $T_C = 25^\circ\text{C}$ , $V_{GS} = 10\text{V}$ ) (Figure 2) . . . . .	$I_D$	75	A
Continuous ( $T_C = 100^\circ\text{C}$ , $V_{GS} = 5\text{V}$ ) . . . . .	$I_D$	44	A
Continuous ( $T_C = 100^\circ\text{C}$ , $V_{GS} = 4.5\text{V}$ ) (Figure 2) . . . . .	$I_D$	41	A
Pulsed Drain Current . . . . .	$I_{DM}$		
Pulsed Avalanche Rating . . . . .	$E_{AS}$		Figure 4
Power Dissipation . . . . .	$P_D$	120	W
Derate Above $25^\circ\text{C}$ . . . . .		0.97	$^\circ\text{C}/\text{W}$
Operating and Storage Temperature . . . . .	$T_J$ , $T_{STG}$	-40 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering			
Leads at 0.063in (1.6mm) from Case for 10s. . . . .	$T_L$	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334. . . . .	$T_{pkg}$	260	$^\circ\text{C}$

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### NOTE:

1.  $T_J = 25^\circ\text{C}$  to  $150^\circ\text{C}$ .

## Electrical Specifications $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>OFF STATE SPECIFICATIONS</b>						
Drain to Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu\text{A}$ , $V_{GS} = 0\text{V}$ (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$	-	-	1	$\mu\text{A}$
		$V_{DS} = 25\text{V}$ , $V_{GS} = 0\text{V}$ , $T_C = 150^\circ\text{C}$	-	-	250	$\mu\text{A}$
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 16\text{V}$	-	-	$\pm 100$	nA
<b>ON STATE SPECIFICATIONS</b>						
Gate to Source Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu\text{A}$ (Figure 11)	1	-	3	V
Drain to Source On Resistance	$r_{DS(\text{ON})}$	$I_D = 75\text{A}$ , $V_{GS} = 10\text{V}$ (Figure 9, 10)	-	0.0085	0.011	$\Omega$
		$I_D = 44\text{A}$ , $V_{GS} = 5\text{V}$ (Figure 9)	-	0.013	0.016	$\Omega$
		$I_D = 41\text{A}$ , $V_{GS} = 4.5\text{V}$ (Figure 9)	-	0.015	0.018	$\Omega$
<b>THERMAL SPECIFICATIONS</b>						
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)	-	-	1.03	$^\circ\text{C}/\text{W}$
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-220, TO-262 and TO-263	-	-	62	$^\circ\text{C}/\text{W}$
<b>SWITCHING SPECIFICATIONS (<math>V_{GS} = 4.5\text{V}</math>)</b>						
Turn-On Time	$t_{ON}$	$V_{DD} = 15\text{V}$ , $I_D \leq 41\text{A}$ , $R_L = 0.366\Omega$ , $V_{GS} = 4.5\text{V}$ , $R_{GS} = 6.2\Omega$ (Figures 15, 21, 22)	-	-	185	ns
Turn-On Delay Time	$t_d(\text{ON})$		-	17	-	ns
Rise Time	$t_r$		-	105	-	ns
Turn-Off Delay Time	$t_d(\text{OFF})$		-	33	-	ns
Fall Time	$t_f$		-	42	-	ns
Turn-Off Time	$t_{OFF}$		-	-	113	ns

# HUF76132P3, HUF76132S3S

## Electrical Specifications $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
<b>SWITCHING SPECIFICATIONS (VGS = 10V)</b>							
Turn-On Time	t <sub>ON</sub>	V <sub>DD</sub> = 15V, I <sub>D</sub> = 75A, R <sub>L</sub> = 0.20, V <sub>GS</sub> = 10V, R <sub>GS</sub> = 6.8Ω (Figures 16, 21, 22)	-	-	72	ns	
Turn-On Delay Time	t <sub>d(ON)</sub>		-	11	-	ns	
Rise Time	t <sub>r</sub>		-	37	-	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	65	-	ns	
Fall Time	t <sub>f</sub>		-	42	-	ns	
Turn-Off Time	t <sub>OFF</sub>		-	-	160	ns	
<b>GATE CHARGE SPECIFICATIONS</b>							
Total Gate Charge	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0V to 10V	V <sub>DD</sub> = 15V, I <sub>D</sub> = 44A, R <sub>L</sub> = 0.341Ω I <sub>g(REF)</sub> = 1.0mA (Figures 14, 19, 20)	-	44	52	nC
Gate Charge at 5V	Q <sub>g(5)</sub>	V <sub>GS</sub> = 0V to 5V		-	25	30	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	V <sub>GS</sub> = 0V to 1V		-	1.8	2.2	nC
Gate to Source Gate Charge	Q <sub>gs</sub>			-	4.80	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	13.50	-	nC
<b>CAPACITANCE SPECIFICATIONS</b>							
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1MHz (Figure 13)		-	1650	-	pF
Output Capacitance	C <sub>OSS</sub>			-	850	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	200	-	pF

## Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V <sub>SD</sub>	I <sub>SD</sub> = 44A	-	-	1.25	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>SD</sub> = 44A, dI <sub>SD</sub> /dt = 100A/μs	-	-	71	ns
Reverse Recovered Charge	Q <sub>RR</sub>	I <sub>SD</sub> = 44A, dI <sub>SD</sub> /dt = 100A/μs	-	-	104	nC

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE