

FDD6682/FDU6682

30V N-Channel PowerTrench[®] MOSFET

General Description




This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

Applications

- DC/DC converter
- Motor Drives

Features

- 75 A, 30 V $R_{DS(ON)} = 6.2 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$
 $R_{DS(ON)} = 8.0 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
- Low gate charge
- Fast switching
- High performance trench technology for extremely low $R_{DS(ON)}$



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	
I_D	Drain Current – Continuous (Note 3)	75	A
	– Pulsed (Note 1a)	100	
P_D	Power Dissipation for Single Operation (Note 1)	71	W
		3.8	
		1.6	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to $+175$	$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	2.1	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	40	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1b)	96	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6682	FDD6682	D-PAK (TO-252)	13"	12mm	2500 units
FDU6682	FDU6682	I-PAK (TO-251)	Tube	N/A	75

Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Drain-Source Avalanche Ratings (Note 2)						
W_{DSS}	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15\text{ V}$, $I_D = 17\text{ A}$			240	mJ
I_{AR}	Drain-Source Avalanche Current				17	A
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}$, $I_D = 250\text{ }\mu\text{A}$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C		20		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}$, $V_{GS} = 0\text{ V}$			1	μA
I_{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20\text{ V}$, $V_{DS} = 0\text{ V}$			± 100	nA
On Characteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	1	1.9	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C		-7		mV/ $^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}$, $I_D = 17\text{ A}$ $V_{GS} = 4.5\text{ V}$, $I_D = 15\text{ A}$ $V_{GS} = 10\text{ V}$, $I_D = 17\text{ A}$, $T_J = 125^\circ\text{C}$		5.2 6.4 8.0	6.2 8 11.9	m Ω
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10\text{ V}$, $V_{DS} = 5\text{ V}$	50			A
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{ V}$, $I_D = 17\text{ A}$		65		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 15\text{ V}$, $V_{GS} = 0\text{ V}$, $f = 1.0\text{ MHz}$		2400		pF
C_{oss}	Output Capacitance			577		pF
C_{rss}	Reverse Transfer Capacitance			258		pF
R_G	Gate Resistance	$V_{GS} = 15\text{ mV}$, $f = 1.0\text{ MHz}$		1.4		Ω
Switching Characteristics (Note 2)						
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 15\text{ V}$, $I_D = 1\text{ A}$, $V_{GS} = 10\text{ V}$, $R_{GEN} = 6\text{ }\Omega$		14	20	ns
t_r	Turn-On Rise Time			12	37	ns
$t_{d(off)}$	Turn-Off Delay Time			38	64	ns
t_f	Turn-Off Fall Time			18	32	ns
Q_g	Total Gate Charge	$V_{DS} = 15\text{ V}$, $I_D = 17\text{ A}$, $V_{GS} = 5\text{ V}$		24	31	nC
Q_{gs}	Gate-Source Charge			6.5		nC
Q_{gd}	Gate-Drain Charge			8.1		nC

Electrical Characteristics (continued)

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Drain–Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain–Source Diode Forward Current				3.2	A
V _{SD}	Drain–Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 3.2 A (Note 2)		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 17 A, d _I /d _t = 100 A/μs		32		nS
Q _{rr}	Diode Reverse Recovery Charge			20		nC

Notes:

1. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a) R_{θJA} = 40°C/W when mounted on a 1 in² pad of 2 oz copper



b) R_{θJA} = 96°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%

3. Maximum current is calculated as:
$$\sqrt{\frac{P_D}{R_{DS(ON)}}}$$

where P_D is maximum power dissipation at T_C = 25°C and R_{DS(on)} is at T_{J(max)} and V_{GS} = 10V. Package current limitation is 21A

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature