



FDP16N50U / FDPF16N50UT

N-Channel UniFET™ Ultra FRFET™ MOSFET

500 V, 15 A, 480 mΩ

Features




- $R_{DS(on)} = 370 \text{ m}\Omega$ (Typ.) @ $V_{GS} = 10 \text{ V}$, $I_D = 7.5 \text{ A}$
- Low Gate Charge (Typ. 32 nC)
- Low C_{rss} (Typ. 20 pF)
- 100% Avalanche Tested
- Improved dv/dt Capability
- RoHS Compliant

Applications

- LCD/LED/PDP TV
- Lighting
- Uninterruptible Power Supply

Description

UniFET™ MOSFET is Fairchild Semiconductor®'s high voltage MOSFET family based on planar stripe and DMOS technology. This MOSFET is tailored to reduce on-state resistance, and to provide better switching performance and higher avalanche energy strength. UniFET Ultra FRFET™ MOSFET has much superior body diode reverse recovery performance. Its t_{rr} is less than 50nsec and the reverse dv/dt immunity is 20V/nsec while normal planar MOSFETs have over 200nsec and 4.5V/nsec respectively. Therefore UniFET Ultra FRFET MOSFET can remove additional component and improve system reliability in certain applications that require performance improvement of the MOSFET's body diode. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.



MOSFET Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted*

Symbol	Parameter		FDP16N50U	FDPF16N50UT	Unit
V_{DSS}	Drain to Source Voltage		500		V
V_{GSS}	Gate to Source Voltage			± 30	V
I_D	Drain Current	-Continuous ($T_C = 25^\circ\text{C}$)	15	15*	A
		-Continuous ($T_C = 100^\circ\text{C}$)	9	9*	
I_{DM}	Drain Current	- Pulsed	(Note 1)	60	60*
E_{AS}	Single Pulsed Avalanche Energy		(Note 2)	610	mJ
I_{AR}	Avalanche Current		(Note 1)	15	A
E_{AR}	Repetitive Avalanche Energy		(Note 1)	20	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	20	V/ns
P_D	Power Dissipation	($T_C = 25^\circ\text{C}$)	200	38.5	W
		- Derate above 25°C	1.59	0.3	$\text{W}/^\circ\text{C}$
T_J , T_{STG}	Operating and Storage Temperature Range			-55 to +150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			300	$^\circ\text{C}$

*Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	FDP16N50U	FDPF16N50UT	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	0.63	3.3	$^\circ\text{C}/\text{W}$
$R_{\theta CS}$	Thermal Resistance, Junction to Ambient, Typ.	0.5	-	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	62.5	

Package Marking and Ordering Information $T_C = 25^\circ\text{C}$ unless otherwise noted

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP16N50U	FDP16N50U	TO-220	-	-	50
FDPF16N50UT	FDPF16N50UT	TO-220F	-	-	50

Electrical Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}, T_J = 25^\circ\text{C}$	500	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}, \text{Referenced to } 25^\circ\text{C}$	-	0.5	-	$^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{V}, V_{GS} = 0\text{V}$ $V_{DS} = 400\text{V}, T_C = 125^\circ\text{C}$	-	-	25	μA
I_{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 30\text{V}, V_{DS} = 0\text{V}$	-	-	± 100	nA

On Characteristics

$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	3.0	-	5.0	V
$R_{DS(\text{on})}$	Static Drain to Source On Resistance	$V_{GS} = 10\text{V}, I_D = 7.5\text{A}$	-	0.37	0.48	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 40\text{V}, I_D = 7.5\text{A}$ (Note 4)	-	23	-	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}$ $f = 1\text{MHz}$	-	1495	1945	pF
C_{oss}	Output Capacitance		-	235	310	pF
C_{rss}	Reverse Transfer Capacitance		-	20	30	pF
$Q_{q(\text{tot})}$	Total Gate Charge at 10V	$V_{DS} = 400\text{V}, I_D = 15\text{A}$ $V_{GS} = 10\text{V}$ (Note 4, 5)	-	32	45	nC
Q_{gs}	Gate to Source Gate Charge		-	8.5	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	14	-	nC

Switching Characteristics

$t_{d(\text{on})}$	Turn-On Delay Time	$V_{DD} = 250\text{V}, I_D = 15\text{A}$ $R_G = 25\Omega$ (Note 4, 5)	-	40	90	ns
t_r	Turn-On Rise Time		-	150	310	ns
$t_{d(\text{off})}$	Turn-Off Delay Time		-	65	140	ns
t_f	Turn-Off Fall Time		-	80	170	ns

Drain-Source Diode Characteristics

I_S	Maximum Continuous Drain to Source Diode Forward Current	-	-	15	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current	-	-	60	A
V_{SD}	Drain to Source Diode Forward Voltage	$V_{GS} = 0\text{V}, I_{SD} = 15\text{A}$	-	-	1.6
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{V}, I_{SD} = 15\text{A}$	-	65	-
Q_{rr}	Reverse Recovery Charge	$dI/dt = 100\text{A}/\mu\text{s}$	(Note 4)	-	0.1
				-	μC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $L = 5.5\text{mH}, I_{AS} = 15\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega, \text{Starting } T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 16\text{A}, di/dt \leq 200\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}, \text{Starting } T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

