


N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 100V, 11A, $R_{DS(ON)} = 175\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 185\text{m}\Omega$ @ $V_{GS} = 5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS

$T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Limit | Units |
|---|----------------|------------|---------------------|
| Drain-Source Voltage | V_{DS} | 100 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ | I_D | 11 | A |
| Drain Current-Continuous @ $T_C = 100^\circ\text{C}$ | | 7.5 | A |
| Drain Current-Pulsed ^a | I_{DM} | 44 | A |
| Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C | P_D | 43 | W |
| | | 0.29 | W/ $^\circ\text{C}$ |
| Operating and Store Temperature Range | T_J, T_{Stg} | -55 to 175 | $^\circ\text{C}$ |

Thermal Characteristics

| Parameter | Symbol | Limit | Units |
|---|----------|-------|---------------------------|
| Thermal Resistance, Junction-to-Case | R_{JC} | 3.5 | $^\circ\text{C}/\text{W}$ |
| Thermal Resistance, Junction-to-Ambient | R_{JA} | 50 | $^\circ\text{C}/\text{W}$ |

CED12N10L/CEU12N10L

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|--|----------------------------|--|-----|-----|------|------------------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$ | 100 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{\text{DS}} = 100, V_{\text{GS}} = 0\text{V}$ | | | 1 | μA |
| Gate Body Leakage Current, Forward | I_{GSSF} | $V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | 100 | nA |
| Gate Body Leakage Current, Reverse | I_{GSSR} | $V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$ | | | -100 | nA |
| On Characteristics^b | | | | | | |
| Gate Threshold Voltage | $V_{\text{GS}(\text{th})}$ | $V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$ | 1 | | 3 | V |
| Static Drain-Source On-Resistance | $R_{\text{DS}(\text{on})}$ | $V_{\text{GS}} = 10\text{V}, I_D = 6\text{A}$ | | 140 | 175 | $\text{m}\Omega$ |
| | | $V_{\text{GS}} = 5\text{V}, I_D = 5\text{A}$ | | 150 | 185 | $\text{m}\Omega$ |
| Forward Transconductance | g_{FS} | $V_{\text{DS}} = 10\text{V}, I_D = 6\text{A}$ | | 5 | | S |
| Dynamic Characteristics^c | | | | | | |
| Input Capacitance | C_{iss} | $V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$ | | 450 | | pF |
| Output Capacitance | C_{oss} | | | 90 | | pF |
| Reverse Transfer Capacitance | C_{rss} | | | 25 | | pF |
| Switching Characteristics^c | | | | | | |
| Turn-On Delay Time | $t_{\text{d}(\text{on})}$ | $V_{\text{DD}} = 80, I_D = 11\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 9.1\Omega$ | | 8 | 16 | ns |
| Turn-On Rise Time | t_r | | | 4 | 8 | ns |
| Turn-Off Delay Time | $t_{\text{d}(\text{off})}$ | | | 30 | 60 | ns |
| Turn-Off Fall Time | t_f | | | 3 | 6 | ns |
| Total Gate Charge | Q_g | $V_{\text{DS}} = 80\text{V}, I_D = 11\text{A}, V_{\text{GS}} = 10\text{V}$ | | 12 | 24 | nC |
| Gate-Source Charge | Q_{gs} | | | 1.3 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 3 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| Drain-Source Diode Forward Current | I_S | | | | 11 | A |
| Drain-Source Diode Forward Voltage ^b | V_{SD} | $V_{\text{GS}} = 0\text{V}, I_S = 11\text{A}$ | | | 1.2 | V |
| Notes : | | | | | | |
| a.Repetitive Rating : Pulse width limited by maximum junction temperature | | | | | | |
| b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. | | | | | | |
| c.Guaranteed by design, not subject to production testing. | | | | | | |

CED12N10L/CEU12N10L




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CED12N10L/CEU12N10L




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve