


N-channel 600 V, 1.7 Ω typ., 4 A Power MOSFETs in I²PAK,
D²PAK, IPAK and DPAK packages

Features



Order codes	V _{DS}	R _{D(on)} max.	P _{TOT}	I _D
STB4NK60Z-1	600 V	2 Ω	70 W	4 A
STB4NK60ZT4				
STD4NK60Z-1				
STD4NK60ZT4				

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Zener-protected


Applications

- Switching applications

Description

These high-voltage devices are Zener-protected N-channel Power MOSFETs developed using the technology by an optimization of the well-established. In addition to a significant reduction in on-resistance, these devices are designed to ensure a high level of dv/dt capability for the most demanding applications.

Product status
STB4NK60Z-1
STB4NK60ZT4
STD4NK60Z-1
STD4NK60ZT4



AM01475V1

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	600	V
V_{GS}	Gate-source voltage	± 30	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	4	A
I_D	Drain current (continuous) at $T_C = 100^\circ\text{C}$	2.5	A
$I_{DM}^{(1)}$	Drain current (pulsed)	16	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	70	W
ESD	Gate-source human body model ($C=100\text{ pF}$, $R=1.5\text{ k}\Omega$)	3	kV
$dv/dt^{(2)}$	Peak diode recovery voltage slope	4.5	V/ns
T_j	Operating junction temperature range	$-55 \text{ to } 150$	$^\circ\text{C}$
T_{stg}	Storage temperature range		

1. Pulse width limited by safe operating area.
2. $I_{SD} \leq 4\text{ A}$, $di/dt \leq 200\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$.

Table 2. Thermal data

Symbol	Parameter	Value		Unit
		I ² PAK, D ² PAK	IPAK, DPAK	
$R_{thj-case}$	Thermal resistance junction- case	1.79		$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	62.5	100	$^\circ\text{C/W}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	4	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	120	mJ

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ (1)			50	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$		1.7	2	Ω

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$		510		pF
C_{oss}	Output capacitance		-	67		
C_{rss}	Reverse transfer capacitance			13		
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 480 \text{ V}$	-	38.5		
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 2 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$		12		ns
t_r	Rise time			9.5		
$t_{d(off)}$	Turn-off delay time			29		
t_f	Fall time		-	16.5		
$t_{r(voff)}$	Off-voltage rise time			12		
t_r	Fall time			12		
t_c	Cross-over time	(see Figure 15. Test circuit for inductive load switching and diode recovery times)		19.5		
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 4 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$		18.8	26	nC
Q_{gs}	Gate-source charge		-	3.8		
Q_{gd}	Gate-drain charge			9.8		

1. $C_{oss \text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{SD}	Source-drain current		-		4	A
I _{SDM}	Source-drain current (pulsed)		-		16	
V _{SD}	Forward on voltage	I _{SD} = 4 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 4 A, dI/dt = 100 A/μs V _{DD} = 24 V, T _j = 150 °C (see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	400		ns
Q _{rr}	Reverse recovery charge		-	1.7		μC
I _{RRM}	Reverse recovery current		-	8.5		A

Table 7. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{GS} = ±1 mA, I _D = 0 A	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

2.1

Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Static drain-source on-resistance




Figure 6. Gate charge vs gate-source voltage











Figure 7. Capacitance variations

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Source-drain diode forward characteristic

Figure 11. Normalized $V_{(BR)DSS}$ vs temperature

Figure 12. Maximum avalanche energy vs temperature



3 Test circuits

Figure 13. Test circuit for resistive load switching times




AM01468v1

Figure 14. Test circuit for gate charge behavior




AM01469v1

Figure 15. Test circuit for inductive load switching and diode recovery times



AM01470v1

Figure 16. Unclamped inductive load test circuit



AM01471v1

Figure 17. Unclamped inductive waveform




Figure 18. Switching time waveform

