


N-channel 620 V, 2.9 Ω typ., 2.2 A K3 Power MOSFETs in DPAK, TO-220FP and IPAK packages



Features

Order code	V _{DS}	R _{DS(on)max.}	I _D	Package
STD2N62K3	620 V	3.6 Ω	2.2 A	DPAK
STF2N62K3				TO-220FP
STU2N62K3				IPAK

- 100% avalanche tested
- Extremely high dv/dt capability
- Very low intrinsic capacitance
- Improved diode reverse recovery characteristics
- Zener-protected

Applications

- Switching applications

Description

These K3 Power MOSFETs are the result of improvements applied to technology, combined with a new optimized vertical structure. These devices boast an extremely low on-resistance, superior dynamic performance and high avalanche capability, rendering them suitable for the most demanding applications.

Product status link
STD2N62K3
STF2N62K3
STU2N62K3

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		DPAK	TO-220FP	IPAK	
V _{DS}	Drain-source voltage		620		V
V _{GS}	Gate-source voltage		±30		V
I _D	Drain current (continuous) at T _C = 25 °C	2.2	2.2 ⁽¹⁾	2.2	A
I _D	Drain current (continuous) at T _C = 100 °C	1	1 ⁽¹⁾	1	A
I _{DM} ⁽²⁾	Drain current (pulsed)		8.8		A
P _{TOT}	Total dissipation at T _C = 25 °C	45	20	45	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat-sink (t = 1 s, T _C = 25 °C)	-	2500	-	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope		12		V/ns
T _j	Operating junction temperature range	-55 to 150			°C
T _{stg}	Storage temperature range				

1. Limited by maximum junction temperature.
2. Pulse width limited by safe operating area.
3. I_{SD} ≤ 2.2 A, di/dt ≤ 400 A/μs, V_{DSSpeak} ≤ V_{(BR)DSS}, V_{DD} = 80% V_{(BR)DSS}.

Table 2. Thermal data

Symbol	Parameter	Value			Unit
		DPAK	TO-220FP	IPAK	
R _{thj-case}	Thermal resistance junction-case	2.78	6.25	2.78	°C/W
R _{thj-amb}	Thermal resistance junction-ambient		62.5	100	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50			°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not-repetitive	2.2	A
E _{AS} ⁽²⁾	Single pulse avalanche energy	85	mJ

1. Pulse width limited by T_j max.
2. Starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V.

2 Electrical characteristics

($T_{CASE} = 25^\circ C$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	620			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 620 \text{ V}$			1	μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 620 \text{ V}, T_C = 125^\circ C$ ⁽¹⁾			50	μA
I_{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 10	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \mu\text{A}$	3	3.75	4.5	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 1.1 \text{ A}$		2.9	3.6	Ω

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	340	-	pF
C_{oss}	Output capacitance			26		
C_{rss}	Reverse transfer capacitance			4		
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	$V_{DS} = 0 \text{ to } 496 \text{ V}, V_{GS} = 0 \text{ V}$	-	17	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz open drain}$	-	5	-	Ω
Q_g	Total gate charge	$V_{DD} = 496 \text{ V}, I_D = 2.2 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 17. Test circuit for gate charge behavior)	-	15	-	nC
Q_{gs}	Gate-source charge			3		
Q_{gd}	Gate-drain charge			9		

1. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 310 \text{ V}, I_D = 1.1 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 16. Test circuit for resistive load switching times and Figure 21. Switching time waveform)	-	8	-	ns
t_r	Rise time			4.4		
$t_{d(off)}$	Turn-off delay time			21		
t_f	Fall time			22		

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{SD}	Source-drain current		-		2.2	A
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				8.8	
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2.2 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 2.2 A, di/dt = 100 A/μs	-	200		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 18. Test circuit for inductive load switching and diode recovery times)		0.9		μC
I _{RRM}	Reverse recovery current			9		A
t _{rr}	Reverse recovery time	I _{SD} = 2.2 A, di/dt = 100 A/μs	-	240		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 18. Test circuit for inductive load switching and diode recovery times)		1.15		μC
I _{RRM}	Reverse recovery current			10		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _{gs} = ±1 mA, I _D = 0 A	±30			V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

2.1 Electrical characteristics curves

Figure 1. Safe operating area for DPAK and IPAK




Figure 2. Thermal impedance for DPAK and IPAK




Figure 3. Safe operating area for TO-220FP




Figure 4. Thermal impedance for TO-220FP




Figure 5. Output characteristics




Figure 6. Transfer characteristics














Figure 7. Gate charge vs gate-source voltage

Figure 8. Static drain-source on-resistance

Figure 9. Capacitance variations

Figure 10. Output capacitance stored energy

Figure 11. Normalized gate threshold voltage vs temperature

Figure 12. Normalized on-resistance vs temperature


Figure 13. Source-drain diode forward characteristics

Figure 14. Normalized V_{(BR)DSS} vs temperature

Figure 15. Maximum avalanche energy vs starting T_j



3 Test circuits

Figure 16. Test circuit for resistive load switching times




AM01468v1

Figure 17. Test circuit for gate charge behavior




AM01469v1

Figure 18. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 19. Unclamped inductive load test circuit




AM01471v1

Figure 20. Unclamped inductive waveform



AM01472v1

Figure 21. Switching time waveform



AM01473v1