

FQD6N50C



N-Channel QFET[®] MOSFET 500 V, 4.5 A, 1.2 Ω

Features

- 4.5 A, 500 V, $R_{DS(on)} = 1.2 \Omega$ (Max.) @ $V_{GS} = 10$ V, $I_D = 2.25$ A
- Low Gate Charge (Typ. 19 nC)
- Low C_{rss} (Typ. 15 pF)
- 100% avalanche tested

Description

This N-Channel enhancement mode power MOSFET is produced using Yixinwei Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	FQD6N50CTM	Unit
V_{DSS}	Drain-Source Voltage	500	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$) - Continuous ($T_C = 100^\circ\text{C}$)	4.5	A
		2.7	A
I_{DM}	Drain Current - Pulsed (Note 1)	18	A
V_{GSS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	300	mJ
I_{AR}	Avalanche Current (Note 1)	4.5	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	6.1	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$)*	2.5	W
	Power Dissipation ($T_C = 25^\circ\text{C}$) - Derate above 25°C	61 0.49	W W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	FQD6N50CTM	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	2.05	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (minimum pad of 2 oz copper), Max.	110	
	Thermal Resistance, Junction-to-Ambient (* 1 in ² pad of 2 oz copper), Max.	50	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQD6N50C	FQD6N50CTM	D-PAK	330 mm	16 mm	2500 units

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit	
Off Characteristics							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	500	--	--	V	
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, Referenced to 25°C	--	0.8	--	$\text{V}/^\circ\text{C}$	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	μA	
		$V_{DS} = 400\text{ V}, T_C = 125^\circ\text{C}$	--	--	10	μA	
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA	
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA	
On Characteristics							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	2.0	--	4.0	V	
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 2.25\text{ A}$	--	1.0	1.2	Ω	
g_{FS}	Forward Transconductance	$V_{DS} = 40\text{ V}, I_D = 2.25\text{ A}$	--	4.5	--	S	
Dynamic Characteristics							
C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	540	700	pF	
C_{oss}	Output Capacitance		--	80	105	pF	
C_{riss}	Reverse Transfer Capacitance		--	15	20	pF	
Switching Characteristics							
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 250\text{ V}, I_D = 4.5\text{ A},$ $R_G = 25\ \Omega$	--	10	30	ns	
t_r	Turn-On Rise Time		--	35	80	ns	
$t_{d(off)}$	Turn-Off Delay Time		(Note 4)	--	55	120	ns
t_f	Turn-Off Fall Time		(Note 4)	--	45	100	ns
Q_g	Total Gate Charge	$V_{DS} = 400\text{ V}, I_D = 4.5\text{ A},$ $V_{GS} = 10\text{ V}$	--	19	25	nC	
Q_{gs}	Gate-Source Charge		(Note 4)	--	2.8	--	nC
Q_{gd}	Gate-Drain Charge		(Note 4)	--	8.8	--	nC
Drain-Source Diode Characteristics and Maximum Ratings							
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	4.5	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	18	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 4.5\text{ A}$	--	--	1.4	V	
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}, I_S = 4.5\text{ A},$ $di_F / dt = 100\text{ A}/\mu\text{s}$	--	260	--	ns	
Q_{rr}	Reverse Recovery Charge		--	1.6	--	μC	

NOTES:

1. Repetitive Rating : Pulse width limited by maximum junction temperature.
2. $L = 26.6\text{ mH}, I_{AS} = 4.5\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\ \Omega$, starting $T_J = 25^\circ\text{C}$.
3. $I_{SD} \leq 4.5\text{ A}, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, starting $T_J = 25^\circ\text{C}$.
4. Essentially independent of operating temperature.

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms









Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Mechanical Dimensions

TO-252 3L (DPAK)



- NOTES: UNLESS OTHERWISE SPECIFIED
- THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
 - ALL DIMENSIONS ARE IN MILLIMETERS.
 - DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
 - HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
 - PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.
 - DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
 - LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO220P1003X238-3N.
 - DRAWING NUMBER AND REVISION: MKT-T0252A03REV8

Dimension in Millimeters