

FQD1N80 / FQU1N80


N-Channel MOSFET 800 V, 1.0 A, 20 Ω

Description

This N-Channel enhancement mode power MOSFET is produced using Fairchild Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

Features

- 1.0 A, 800 V, $R_{DS(on)} = 20 \Omega$ (Max.) @ $V_{GS} = 10$ V, $I_D = 0.5$ A
- Low Gate Charge (Typ. 5.5 nC)
- Low Crss (Typ. 2.7 pF)
- 100% Avalanche Tested



Absolute Maximum Ratings

$T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	FQD1N80TM / FQU1N80TU	Unit
V_{DSS}	Drain-Source Voltage	800	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	1.0	A
	- Continuous ($T_C = 100^\circ\text{C}$)	0.63	A
I_{DM}	Drain Current - Pulsed	(Note 1)	A
V_{GSS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	mJ
I_{AR}	Avalanche Current	(Note 1)	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	2.5	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	45	W
	- Derate above 25°C	0.36	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	FQD1N80TM / FQU1N80TU	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2.78	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Minimum Pad of 2-oz Copper), Max.	110	
	Thermal Resistance, Junction to Ambient (*1 in ² Pad of 2-oz Copper), Max.	50	

Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FQD1N80TM	FQD1N80	D-PAK	Tape and Reel	330 mm	16 mm	2500 units
FQU1N80TU	FQU1N80	I-PAK	Tube	N/A	N/A	70 units

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	800	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	--	1.0	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 800 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	10	μA
		$V_{\text{DS}} = 640 \text{ V}, T_C = 125^\circ\text{C}$	--	--	100	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

On Characteristics

$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	3.0	--	5.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 0.5 \text{ A}$	--	15.5	20	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 50 \text{ V}, I_D = 0.5 \text{ A}$	--	0.75	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	150	195	pF
C_{oss}	Output Capacitance		--	20	26	pF
C_{rss}	Reverse Transfer Capacitance		--	2.7	3.5	pF

Switching Characteristics

$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 400 \text{ V}, I_D = 1.0 \text{ A}, R_G = 25 \Omega$	--	10	30	ns
t_r	Turn-On Rise Time		--	25	60	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	15	40	ns
t_f	Turn-Off Fall Time		--	25	60	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 640 \text{ V}, I_D = 1.0 \text{ A}, V_{\text{GS}} = 10 \text{ V}$	--	5.5	7.2	nC
Q_{gs}	Gate-Source Charge		--	1.1	--	nC
Q_{gd}	Gate-Drain Charge		--	3.3	--	nC
			(Note 4)			

Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	1.0	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	4.0	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_S = 1.0 \text{ A}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}, I_S = 1.0 \text{ A}, dI_F / dt = 100 \text{ A}/\mu\text{s}$	--	300	--	ns
Q_{rr}	Reverse Recovery Charge	--	0.6	--	μC	

Notes:

1. Repetitive rating : pulse-width limited by maximum junction temperature.

2. $L = 170 \text{ mH}, I_{AS} = 1.0 \text{ A}, V_{DD} = 50 \text{ V}, R_G = 25 \Omega$, starting $T_J = 25^\circ\text{C}$.

3. $I_{SD} \leq 1.0 \text{ A}, dI/dt \leq 200 \text{ A}/\mu\text{s}, V_{DD} \leq \text{BV}_{\text{DSS}}$, starting $T_J = 25^\circ\text{C}$.

4. Essentially independent of operating temperature.

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms






Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Mechanical Dimensions



- NOTES: UNLESS OTHERWISE SPECIFIED
- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
 - B) ALL DIMENSIONS ARE IN MILLIMETERS.
 - C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
 - D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
 - E) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.
 - F) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
 - G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.
 - H) DRAWING NUMBER AND REVISION: MKT-T0252A03REV9.
 - I) FAIRCHILD SEMICONDUCTOR.

Mechanical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIMENSIONS ARE IN MILLIMETERS.
- THIS PACKAGE CONFORMS TO JEDEC, TO-251, ISSUE C, VARIATION AA, DATED SEP 1988.
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

TO251A03REVA