



**General Description**

The AOD422 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 1.8V. This device is suitable for use as a load switch or in PWM applications. It is ESD protected.

**Product Summary**

$V_{DS}$	20V
$I_D$ (at $V_{GS}=4.5V$ )	20A
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 25m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=2.5V$ )	< 28m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=1.8V$ )	< 34m $\Omega$

ESD protected  
100% UIS Tested



**Absolute Maximum Ratings  $T_A=25^{\circ}C$  unless otherwise noted**

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 8$	V
Continuous Drain Current <sup>G</sup>	$I_D$	$T_C=25^{\circ}C$	20
		$T_C=100^{\circ}C$	16
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	90	A
Continuous Drain Current	$I_{DSM}$	$T_A=25^{\circ}C$	8
		$T_A=70^{\circ}C$	6.5
Avalanche Current <sup>C</sup>	$I_{AS}, I_{AR}$	15	A
Avalanche energy $L=0.1mH$ <sup>C</sup>	$E_{AS}, E_{AR}$	11	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^{\circ}C$	37
		$T_C=100^{\circ}C$	18
Power Dissipation <sup>A</sup>	$P_{DSM}$	$T_A=25^{\circ}C$	2.5
		$T_A=70^{\circ}C$	1.6
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 175	$^{\circ}C$

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	16.7	25	$^{\circ}C/W$
Maximum Junction-to-Ambient <sup>A,D</sup>				
Maximum Junction-to-Ambient <sup>A,D</sup>	$R_{\theta JC}$	3	4	$^{\circ}C/W$
Maximum Junction-to-Case				

Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
B <sub>V</sub> DSS	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±4.5V V <sub>DS</sub> =0V, V <sub>GS</sub> = ±8V			±1 ±10	uA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> =250μA	0.4	0.7	1.1	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =5V	45			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A T <sub>J</sub> =125°C		16 22	25 31	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =8A		18	28	mΩ
		V <sub>GS</sub> =1.8V, I <sub>D</sub> =5A		21	34	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =10A		55		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.62	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				20	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz	1035	1295	1650	pF
C <sub>oss</sub>	Output Capacitance		110	160	210	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		50	87	125	pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	0.9	1.8	2.7	KΩ
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =10V, I <sub>D</sub> =10A		10		nC
Q <sub>gs</sub>	Gate Source Charge		4.2		nC	
Q <sub>gd</sub>	Gate Drain Charge		2.6		nC	
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V, R <sub>L</sub> =1Ω, R <sub>GEN</sub> =3Ω		280		ns
t <sub>r</sub>	Turn-On Rise Time		328		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime		3.76		us	
t <sub>f</sub>	Turn-Off Fall Time		2.24		us	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =10A, di/dt=500A/μs, V <sub>GS</sub> =-9V		25		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =10A, di/dt=500A/μs, V <sub>GS</sub> =-9V		75		nC

- A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>D</sub> is based on R<sub>θJA</sub> and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.
- B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=175° C, using junction-to-case thermal impedance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=175° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.
- D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=175° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

